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ABSTRACT 
This thesis descibes a study that has been performed on the 
fatigue and fracture resistance of corroded and deteriorated 
riveted members. The validity of AASHTO/AREA Design Category D 
that is generally used for the evaluation of riveted connections is 
uncertain, particularly around the fatigue limit. 
A detailed literature study is included which examines test 
data on the fatigue behaviour of riveted members. The most impor- 
tant variables on the fatigue strength of such members have been 
determined as-well as the way and to wha€ extend they influence the 
fatigue life. Category D remains the applicable lower bound for a 
stress range above the fatigue limit. The previous test programs 
provided no information on the applicability of the Category D 
fatigue limit ..and little on riveted connections other than simple 
splices. 
A series of fatigue tests were carried out on eighty year old 
steel bridge stringers with a riveted built up cross-section. The 
stringers were significantly corroded along the compression flange 
and, locally, at the tension flange. The stress, ranges that were 
applied were selected between the fatigue limits provided for the 
Categories C and D. 
The corroded region of the tension flange proved to be the 
most severe detail, varying between Categories C and E. The Catego- 
ry D fatigue limit appears applicable to the rivet detail studied. 
The reduction of the compression flange had no effect on the per- 
formance of the member. A frictional bond between section com- 
ponents had a benificial effect on the fatigue life. 
A series of reduced temperature tests on a cracked stringer 
did not induce fracture of the component. These tests and the be- 
haviour observed during the fatigue tests confirmed the redundancy 
of riveted built up sections fabricated from mild steel. 
An analytical study using linear elastic "fracture mechanics 
concepts has been performed to characterize the frictional bond and 
the way its restrains the" crack growth rate. The agreement between 
predictions and measurements was good. 
* 
Chapter 1 
INTRODUCTION 
Major concerns of bridge engineers today are the safety of old 
riveted structures and the potential fatigue damage that has ac- 
cumulated. Many of these structures were fabricated and placed 
into service at the beginning of the century. The question of 
safety is of increasing importance as ever intensifying traffic, 
deteriorating components and the accumulation of large numbers of 
cycles, are a reality for highway, railroad and mass transit 
bridges. 
The criteria adopted for control of fatigue and fracture of 
new bridge structures are based upon studies of modern welded con- 
struction and ongoing laboratory research on welded members. Most 
older bridges are constructed of riveted built up members. 
Research is needed to establish better estimates of the fatigue 
resistance of riveted built up sections. 
/ 
Most of the previous laboratory work has been carried out on 
simple butt splices. A further limitation is that none of the pre- 
vious testing has been performed v/ith stress ranges below 97 [MPa]. 
Both the AASHTO and the AREA specifications utilize a lower bound 
estimate, based on- these limited data, to classify the fatigue 
strength of riveted built-up members,, [ 1, 2]. This lower bound cor- 
responds to category D in the joint classification system. A 
description and summary of the database used is given in the com- 
mentary to the AREA specifications. 
This thesis contains a detailed literature survey which con- , 
firms the validity of category D as a lower bound estimate for the 
fatigue strength of rivet details above the fatigue limit. The 
survey identifies the major factors of influence on the fatigue 
strength and their relative significance. The fact that the data 
stem from several independant sources eliminates sometimes unrecog- 
nized influences^ on the studied phenomenon, that are specific to 
the test program. It appears that the majority of test results 
that fall short of category C exhibit low clamping and high bearing 
ratio. 
Next, this thesis descibes a pilot test program on the- high 
cycle fatigue behaviour and fracture resistance of riveted built up 
members in their weathered and deteriorated state.  The need for 
4 
this investigation stems from the desirability to ascertain whether 
or not a difference exists at splices, along the built-up section, 
at cover-plate terminations 'and other related regions of riveted 
built-up members.  Category D fatigue restrictions impose an enor- 
mous penalty on the fatigue resistance. It is of particular inter- 
est to investigate the applicability of this category around the 
fatigue or endurance limit. 
The research project discussed here provides information 
thereon. Four stringers taken from a railroad bridge have been 
tested, subjected to a constant amplitude load cycle. The 
stringers had a built up cross-section consisting of a web plate 
and four angles, attached to the web plate with two rows of ^rivets. 
The test program provided data on the fatigue behaviour of the 
rivet details and the cross-sections that were significantly af- 
fected by corrosion. The latter detail proved to be a problem of 
greater size than had been expected. An attempt was made to cause 
fracture of a section which contained a large fatigue crack. 
A final part of t^iis thesis is an analytical study on the be- 
haviour of a cracked rivet detail and its environment. The object 
was to find the relation between crack length and stress intensity 
factor Kj, and thus indirectly the crack growth rate. The test 
program yielded crack growth measurements which showed a crack 
growth rate that was less than expected. This was thought to be 
caused by a frictional bond between web plate and angles. This 
bond was absent immediately adjacent to and ahead of the crack. 
Investigated are the shape and size of the unbonded area. Calibra- 
tion is made with the crack growth measurements made. The analysis 
made use of a computer program incorporating finite elements. The 
feature of the program is the crack tip element which embodies the 
stress singularity existing at a crack tip. The results of the 
analysis are plausible. 
■\ 
Chapter 2 ■  -    . 
REVIEW OF EXISTING TEST DATA ON RIVETED STEEL COMPONENTS 
2.r Procedure and Approach 
A detailed review of all the available data on the fatigue be- 
haviour of riveted steel members or components is provided in this 
chapter. Data are included from studies performed in the United 
States and Europe from 193^ to date 
[3, 4, 5] [6, 7, 8] [9, 11, 13] [14,- 15, 16] [17, 18, 20] 
[22, 21, 24] [28, 29]. Each test result provides data on the 
stress cycle versus*7 number of cycles until failure (or observed 
cracking). Primary focus is given to the cyclic stress range in 
this investigation as the main parameter influencing the fatigue 
iife. However, other related stress variables such as the stress 
ratio R (=S_,. _/S__,,) and the bearing ratio are also examined. 
The test data indicate that several variables have an in- 
fluence on the cyclic stress - life relationship in addition to the 
stress range.  The most important variables are: 
1. Stress ratio R, 
2. Yield stress, 
3« Clamping force, 
4. Bearing ratio, 
5. Method of hole preparation, 
6. Specimen state: manufactured from virgin material or cut out 
_,;   of existing structures, 
7. Specimen type: e.g. simple shear splice, coverplate end or 
built up girder in bending. 
Unfortunately, not all of these parameters are alv/ays clearly 
defined by the information given in the available literature^ 
In most of the studies the stress variables have been defined 
on the net section, and "failure" defined the fatigue life. Very 
few crack size measurements have been reported. 
All of the fatigue test data have been stored in a computer 
data base, and a number of programs have been written to sort the 
data and help evaluate the major test variables. The primary means 
of assessing the significance of the variables v;as to construct S-N 
curves.  Approximately 1100 test results are included in the data 
base. 
In the following sections a number of S-N diagrams have been 
constructed for review. The solid lines are the AASHTO and AREA 
fatigue design lines C, D, E and E', developed from tests on welded 
details, which serve as reference conditions. 
Since most of the riveted test data are not distributed over a 
wide range of cyclic stresses, their regression line was hot in- 
cluded in the diagrams. 
2.2 Factors influencing the Fatigue Resistance 
2.2.1 General remarks 
Figure 1 summarizes all data points concerning riveted steel 
specimens, with no regard to any - of the control variables. Most 
test results exceed design Category D, although a small number of 
data points fall below Category D or E. Mote that no test have been 
conducted at stress ranges below 97 [KPa]. Figure 2 shows the same 
fatigue data supplemented by the run-out test results. Very few 
specimens were subjected to more than 2 million cycles. 
The following sections examine the influence of the previously 
mentioned variables known to affect the fatigue strength of riveted 
structures. 
The test data mainly concern shear splices. Figure 45 high- 
lights the available data on more complex connections. 
2.2.2 Influence of the (-ratio 
In most of the fatigue tests, the R-ratio was used as a con- 
trolled variable. The published tests were divided into three 
categories: -1< R < 0, R=0, R> 0.3 . 
Figure 3 summarizes the test data for alternating loading, 
when R < 0. A large number of specimens did not exhibit failure in 
the section and are identified by the symbol ' o ' in figure 3. 
The data indicate that the fatigue strength exceeds the Category C 
resistance line. 
Figure 4 shows the test data with low R-ratios. It is ap- 
parent that most fatigue tests were conducted under this stress 
condition. A number of test results are seen to fall below the 
Category D resistance line. Many of these specimens were tested 
with reduced clamping force £nd high bearing ratios. Section 2.2.4 
provides additional discussion on these factors. 
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Figure 5 summarizes the test data with high minimum stress 
levels ( R > 0.3 ). A number of tests fall below Category D. High 
minimum stress results in net section yielding when the stress 
range is higher than 138 [HPa]. It seems likely that this is the 
primary reason for the reduction in fatigue resistance of these 
specimens. An examination of figures 3» ^ and 5 indicates that the 
alternating stress condition is not as critical as a positive R- 
ratio. This has been recognized in the ECCS Specification drafts 
by permitting a reduction in the stress*range for connections with- 
out significant residual stresses [10]. The effective stress range 
is defined as 
A
*eff= *max - 0.6 * 9Jsdn 
where 9 is the tension component of the stress cycle and «'ri^n is 
the compression component. The adjusted stress cycle values for 
the alternatingly loaded test"specimens are displayed in figure 6. 
The test data can, be seen to be more compatible with the Category D 
resistance curve. .A significant number of tests can still be seen 
to exceed the Category C resistance line, although not by the large 
margins apparent in figure 3. 
11 
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2.2.3 Influence of Yield Stress 
Figures 7, 8 and 9 summarize the fatigue resistance as a func- 
tion of the material yield point. Little difference can be seen 
between figures 7 and 8. . The scatter in the test data is apparent 
by the number of data points below the Category D resistance curve. 
It is probable that yielding developed at the net sc 3tion in the 
case of materials with a low yield strength, most likely in com- 
bination with a low clamping force and high bearing condition. 
The higher yield strength material is seen to generally lie 
above the Category C resistance curve as seen in' figure 9. Only 
the highest stress range tests can be seen to lie below Category C, 
again, due to net section yielding, which promotes low cycle 
fatigue. 
2.2.4 Influence of Clamping Force and Bearing Ratio 
The effects of clamping force and bearing ratio are il- 
lustrated in figures 10-13. Test specimens with normal clamping 
force do not seem to be greatly affected by wide variations ir. the 
bearing ratio according to figures 10 and 1'1. Category D can be 
seen to provide a lower bound resistance for both low and high 
bearing ratios. Several tests can be seen to fall below Category 
D, when the bearing ratio exceeds -1.5 . However, the decrease in 
fatigue resistance is not a major one. 
12 
Figures 12 and 13 show the fatigue strength of specimens with 
reduced clamping force. This includes those specimens fabricated 
with cold driven rivets. It is clear that a high bearing ratio 
decreases the fatigue strength of members with reduced clamping. 
A comparison of, figures 10 and 12 shows that the effect of a 
reduction in clamping force does not greatly affect the fatigue 
resistance, when the bearing ratio is smaller than 1.5 . Only one 
point is seen to fall below the Category D resistance line. 
When the bearing ratio is larger than 1.5, the reduction in 
clamping force has a significant effect, as seen when comparing 
figures 11 and 13. The fatigue resistance is less than Category E 
in two instances. Significant scatter in the test data is apparent 
in figure 13. 
The results summarized in figures 10-13 suggest that Category 
D is a reasonable lower bound for riveted joints when the bearing 
ratio ,is compatible with the AASHTO and AREA Specifications, i.e. 
smaller than or equalto 1.5 . 
.13 
2.2.5 Influence of Method of Hole Preparation 
The common methods of .producing rivet holes were drilling, 
punching, subdrilling and reaming, and subpunching and reaming. 
The effect of the method of preparation on the fatigue life of 
riveted steel specimens is illustrated in figures 14-17. 
■ j ■ 
Although punched holes were-most common in early steel struc- 
tures i it can be seen that the majority of test data was acquired 
from specimens fabricated with drilled holes. A comparison of 
figures 14 and 15 shows that the results for riveted joints with 
punched . holes are well within the scatterband for the specimens 
with • drilled holes. The size of the sample of punched hole 
specimens makes the reliability of any conclusion questionable. 
All respective data were developed from specimens fabricated for 
laboratory tests ( with low bearing ratios ) so that an unrealis- 
tically high quality of the punched holes might account for the 
small difference.  In all cases the plate thickness was 13 [mm]. 
Punch allignraent -and wear can result in minute cracks around 
the hole [19, 26.].- Obviously the orientation of such initial im- 
perfections is critical. The reaming process seems to improve the 
fatigue strength, judging from from the test data summarized in 
figures 16 and 17.  Both subdrilled and subpunched holes seem to be 
14 
less susceptible to fatigue than the drilled holes. Nearly all the 
test data with subdrilled or punched holes can be seen to plot 
above the Category C resistance line. 
On the whole it seems that the manner of hole preparation is 
minor influence on the fatigue resistance of riveted steel connec- 
tions. - 
2.2.6 Influence of Specimen State 
The specimens used in the previous studies can be divided into 
specimens specially fabricated for laboratory tests from as-rolled 
plate and specimens fabricated from members taken from existing 
structures. The former specimens have been fabricated and riveted 
under controlled conditions, whereas the latter contain the 
original rivets and have potential fatigue damage. 
The test results associated' with the newly fabricated 
specimens are summarized in figure. 18. Figure 19 shows the test 
results for the specimens taken from existing structures. It can 
be observed that the average fatigue strength of the "existing" 
specimens is lower than that of the "new" specimens. The testdata 
for the "existing" specimens, however, fall within the scatterband 
of the data shown in figure 18. 
15 
Therefore it can be concluded that having been exposed to ser- 
vice conditions and difference in fabrication do not result in 
large differences in fatigue resistance. - For both types of 
specimen states Category D appears to provide an appropriate lower 
bound. 
2.3 The Fatigue Resistance of Steel Plate Specimens with Open Holes 
2.3.1 General Remarks 
A number of fatigue tests has been conducted on steel plate 
specimens with open holes. The results of these tests should 
provide a lov/er bound for the fatigue strength of similar riveted 
joints on account of the clamping force of a plate specimen with 
open holes being zero. On the other hand, the bearing ratio of a 
plate with open holes is zero, which suggests that the average 
fatigue strength would be higher. These variables are constant for 
this type of specimen, eliminating the two main variables that in- 
fluence the fatigue resistance of riveted connections. 
The variables that influence the fatigue resistance of plate 
specimens with open holes, discuss-c here, are: 
1. Method of hole preparation, 
2. Specimen state: newly fabricated, used material with new 
16 
holes and used material with original holes. 
2.3.2 Influence of Method of Hole Preparation 
As discussed earlier, the common ways to manufacture rivet 
holes in steel plates were drilling, punching, subdrilling and 
reaming, and subpunching and reaming. Figure 20 shows the test 
results for specimens with drilled and with punched holes, while 
figures 21 and 22 show respectively the results for subpunched and 
reamed and subtiriiled and reamed holes. 
It is apparent that nearly all plate tests with open holes 
exceed the category C ror':'.^.-. :o curve. Both the. subpunched and 
reamed, and the subdrilled and reamed holes yield a fatigue resis- 
tance higher than the resistance of the drilled and punched holes. 
However, from figure. 20 it is clear* that the amount of test data ^ 
with the latter conditipn is too small to compare these respective 
conditions. 
A comparison of the fatigue strength of plates with holes to 
the fatigue strength of riveted specimens (fig. 14-17) shows the . 
the former is clearly higher than the latter. This indicates that 
bearing ratio as a detrimental effect dominates the benificial ef- 
fect of the clamping force on the fatigue resistance of riveted 
specimens. 
17 
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2.3«3 Influence of Specimen State 
The influence of the specimen state is illustrated in figures 
23 and ,24. Figure 23 shows data points from specimens specially 
fabricated for laboratory tests from virgin material. Tests 
results on specimens manufactured from old materialj with either 
newly drilled or original holes are displayed in figure 24. 
. It can be observed from these figures that specimens made from 
"new" material exhibit better fatigue resistance than specimens 
made from "old" material. Futhermore, newly drilled holes appear 
to produce longer fatigue lives than existing holes as can be ob- 
served from figure 24. It is likely that this difference can be 
explained by observing that the drilling of holes for laboratory 
tests would typically be done with more care than in outside prac- 
tice, and by some accumulated fatigue damage from service in the 
case of existing holes. No existing cracks prior to testing were 
reported for any of these specimens. 
Category C is applicable for specimens with newly produced 
open holes regardless of the age of the material, whereas Category 
D holds for old specimens with existing holes. 
18 
Chapter 3 
REVIEW OF EXISTING TEST DATA ON WROUGHT IRON COMPONENTS 
Wrought iron was the predecessor of mild steel as the prin- 
cipal construction material for riveted railroad bridges. A number 
of these bridges survive and perform their function today. Little 
was known about the fatigue behaviour of riveted wrought iron until 
in the recent past national railroads started investigating this 
behaviour [9, 18, 24]. 
Figures 25 and 26 summarize the available test data on riveted 
wrought iron specimens and wrought iron plate specimens with open 
holes. All of the specimens were fabricated from old material and 
the rivets were Jill original. Most of the specimens with open 
holes had original holes although a few contained newly drilled 
holes. Additionally, the vast majority of the specimens tested 
were oriented towards the rolling direction of the material. 
A comparison of figures 25 and 26 learns that there is no 
major difference between the behaviour of riveted specimens and of 
specimens with open holes. For both types the fatigue resistance 
falls between Categories D and E. A few specimens provided resis- 
tances below Category E, but the corresponding stress ranges tended 
to be high so as to induce low cycle fatigue phenomena.  Two of the 
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riveted specimens exhibiting a fatigue strength below Category E 
and tested at a stress range of 90 [MPa], had been tested before at 
lower stress ranges and conceivably contained cracks hidden by the 
rivet head that were not reported [18]. 
On comparison of the figures 1 and 25 one observes that 
riveted wrought iron connections have a fatigue strength lower than 
riveted.steel connections: between Categories D and E. 
20 
Chapter 4 
FATIGOE TEST PROGRAM 
ij.1 Introduction 
Fatigue tests were conducted on four riveted built up 
stringers, taken from a railroad bridge. The purpose.of the test 
program was: 
1. to establish fatigue life data on rivet details with par- 
ticular focus on the high cycle region, 
2. to establish the fatigue behaviour of the deteriorated built 
up member. 
The  second  objective  deals  with  the  effect of force 
v. 
redistribution to the other section components as a result of crack 
extension at a rivet detail or corroded flange angle. This 
redistribution raises stresses and.produces progressive crack in- 
itiation and propagation in those uncracked components. It should 
be. kept in mind that riveted built up members possess a degree of 
redundancy, allowing for an important increment of life after 
cracking develops in one component. The factor of redundancy did 
not appear in the majority of the previous experiments, having been 
conducted on simple splices. 
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The project concentrated on the high cycle fatigue behaviour, 
that is: near the constant cycle fatigue limit of AASHTO/AREA 
Categories C and D, respectively 69 and 48 [MPa]. This generally 
meant continuation of cycling beyond TO' cycles. 
4.2 Test Specimens 
The fatigue tests were conducted on members, which had been 
removed from a railroad bridge. It was a three span riveted truss 
bridge, which supported a single railroad track. The bridge was 
owned by the Southern Railroad Co. and was located near Marshall, 
North Carolina, spanning the French Broad Ivy River. It was built 
in 1903 and demolished in 1982 for being obsolete rather than for 
malfunctioning. It was in service until demolition. Strain 
measurements made while in service indicate that about 1 * of the 
stress cycles exceeded the Category D fatigue limit so that the 
cumulative fatigue damage from service 'was negligible [12]. The 
bridge was constructed by the Phoenix Steel Company, also the 
producer of the construction material which was 'medium steel', an 
early alloy steel. In 1903 alloy steels'had just replaced wrought 
iron as the principal material for metal structures. 
Fritz Laboratory acquired six of the stringers. They were 
built up I-shapes, 1 [m] deep and .32 [m] wide and consisted of a 
web plate and four angles, connected to the web by two rows of 
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rivets as illustrated in figure 27. Their original length was 7-32 
[m]. As cut from the bridge, they were about 6.10 [m] long.  ,, 
The condition of the stringers appeared to be good. Their 
surface had been protected by a heavy tar coating and was even- 
tually cleaned by sand blasting. Inspection indicated that the 
tension flange was relatively undamaged except at sections where 
the cross frame had been connected to the web (figs. 29 and 30 ). 
The bottom inside flange.angle is seen to be severely corroded, so 
that a reduced thickness resulted as well as a partly eliminated 
rivet head at that section. The regions of reduced thickness con- 
tained a set of notches and associated stress concentrations, which 
proved to be rather severe. 
Significant deterioration.was generally present along the com- 
pression flanges, as illustrated in figure 28, which shows a thick- 
ness reductiqn of the flange where the cross ties had rested upon 
the stringers. Several long cracks were found in the compression 
flange at the location of the lateral bracing connection plates, as 
illustrated in figure 31. It appears that the bracing connection 
had provided restraint to the top flange adjacent to a tie bearing 
point. 
V 
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4.3 Test Set-up 
The stringers were tested in a four point bending set-up. The 
repeated loads were applied by two Amsler 245 [kN] hydraulic jacks 
and one pulsator, as illustrated in figure 32. The distance be- 
tween the jacks was 1.53 [ra]. The loading signal had a constant 
amplitude and ,the frequency of the cycle was; 520 [cyc/min]. 
Lateral braces were attached adjacent to each jack to prevent 
lateral movement due to the slight distortion and lack of symmetry 
of the deteriorated section. The high frequency of the variable 
loads required special care in order to prevent vibration of the 
set up and the jacks. - 
4.4 Results of the Fatigue Tests 
4.4.1 General Remarks 
Four of the stringers have been tested. The .attention focused 
on the following details: 
1. the corroded region of the flange angles, 
2. the riveted connection between web and angles. 
Table 1 summarizes the test results for the fatigue strength of the 
corroded region. For each test beam, the gross section stress 
range (at the full section ) and the net section stress range ( at 
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the section reduced by corrosion ) are tabulated. Results are 
tabulated for the number of cycles until first detected cracking, 
until failure of the corroded angle as well as the number of cycles 
until failure of the section, if applicable. 
The test results on the rivet details are summarized in table 
2. Only the test data for those fatigue cracks, that were not af- 
fected by cracking of the corroded section or other adjacent sec- 
tions are listed. It was observed that progressing cracking of a 
section caused force redistribution from the cracked section com- 
ponents to the other cross-sectional elements. This redistribution 
often generated rapid cracking in those elements. This effect is 
illustrated in figures 33 and 31*. Soon after severing of the cor- 
roded angle, the opposite flange angle developed several cracks 
within a short time period. 
JJ.4.2 Fatigue Resistance of the Corroded Region 
The four stringers tested all had the region of reduced thick- 
ness due to corrosion. The degrees of reduction, however, were 
quite different and varried from 5 to 40 % of the angle leg area. 
Figure 33 shows the cracked reduced section of beam 1. The crack 
surface at this section is shown in figure 35. Cracking was ob- 
served to initiate at multiple sites in the region near the edge of 
the angle, where the thickness was minimal. 
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The corroded section of beam 2 after fracture is shown in 
figure 36. Before the test, a small existing crack had been 
detected in the corrode J : ction which was removed by grinding. 
This segment is shown in figure 37. 
The degree of corrosion of the third stringer is shown in 
figure,38. No cracking was observed at this section throughout the 
test. The maximal thickness reduction was less than half the 
original thickness. 
Figure 39 shows the crack in the reduced section of beam 4. 
This crack was arrested twice by drilling holes of increasing 
diameter centered on the crack tip after it had grown to a length 
of about 64 [mm]. The crack finally reinitiated after 2.2 million 
additional stress cycles and the section was spliced to permit con- 
tinued testing; of the stringer. 
The fatigue test data of the corroded region detail of the 
flange angle are graphically shown in figure 40. The stress range 
is defined on the net section. 
The corroded areas of stringers 2 and 4 ( figs. 36 and 39 ) 
had a fatigue life, at first observed cracking, lower than provided 
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by Category E. The corroded detail of stringer 1 ( see fig. 32 ) 
had a fatigue resistance slightly lower than. Category C. Stringer 3 
(see fig. 38 ) did not crack at this location. 
The deterioration of the flange angle of beam 3 was not severe 
enough to have a crack initiate. The severity of the corroded 
regions of the stringers 1, 2 and 4 was greater than predicted by 
considering the loss of cross-sectional area only, as the results 
plot well below Category A. Apparently, the roughness of the sur- 
face and the associated stress concentrations are the major factors 
in, making this detail more severe than anticipated. 
The mechanism of crack formation in the corroded area was as 
follows. First, several small cracks formed on the rough surface 
at the deeper notches close to the angle tip. These cracks 
coalesced and formed a long, shallow surface crack. This surface 
crack then propagated through the flange thickness at the tip and 
became an edge crack, while small cracks continued to form in the 
corroded surface and to coalesce with the edge crack. The crack 
.length measured at the bottom surface__,significantly lagged behind 
the length at the corroded top surface, as illustrated in the 
figures 41 and 42. 
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A final note should be made on the 'crack length at discovery' 
in the various cases. For beam 4, the crack was very small when 
detected: 7.6 [mm]. This condition is identified in figure 40 as 
"cracking". The condition where the crack length haa increased to 
approximately the length at discovery for beam 1, is represented by 
point C Hence, the fatigue strength of the corroded sections of 
beams 1 and 4 are comparible. 
All three stringers that developed cracks in the corroded sec- 
tion, sustained a substantial number of additional stress cycles 
before the section failed. The numbers of cycles at failure of the 
angle resp. the cross-section are indicated by "angle failure" and 
"section failure". 
4.4.3 The Fatigue Resistance of the Rivet Details 
Fatigue cracks-, formed at rivet holes, as illustrated in figure 
48.  The crack surface of one of these details is shown in figure 
43. The fatigue strengths of the rivet details which cracked in- 
dependently of each other are. summarized in Table 2 and plotted in 
figure 44 as a function of the net section stress range.  In figure 
44, "cracking" denotes first observed cracking.  Failure of the 
flange angle developed for stringer 3 only.  The cracked angles of 
v 
the remaining stringers were retrofitted before failure could oc- 
cur.  No tests were continued until failure of the riveted section 
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due to cracking at rivet holes. 
Fatigue cracking was observed to occur below the fatigue limit 
for category C ( 69 [MPa] ). Two cracks developed below the 
fatigue limit of category D ( 48.3 [MPa] ). Both of these cracks 
were located in a shear span. The stress condition corresponding 
to bending and shear is slightly more severe than bending alone, if 
the rivets are in bearing. 
The literature review demonstrated that clamping force and 
bearing ratio were the principal variables influencing the fatigue 
behaviour of riveted joints. Most of the cracked rivet details are 
located in a constant moment region, so that the rivets do not 
transmit a bearing force. This is a favourable condition. At the 
same time, the rivets appeared to be tight, which is favourable as 
well. 
The available shop drawings do not indicate the method of hole 
preparation. The apparent distortion of the holes may be a result 
of punching or driving of the rivets. 
There was no clear evidence of cracks existing at the begin- 
ning of the tests.  In one or two instances, a dark oxide was found 
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on the crack surface, but sometimes this oxide was located removed 
from the hole. In at least one instance it appeared that this had 
occurred when the angles were flame cut from the section in order 
to expose the crack surfaces. None of these cracks corresponded to 
an appreciably different fatigue life than others without any in- 
dication of oxide. 
The majority of the rivet. details were observed to develop 
first cracking at the top of the hole, even though the nominal 
stress range is higher at its bottom. Most cracks initiated at the 
inner surface between web plaTe and angle, at the edge of the hole. 
It is possible that fretting has aided crack initiation. 
Observations during the test indicated that there was a sig- 
nificant influence of a frictional bond between web plate and 
angles. This bond was due to a paint and corrosion product. The 
significance of this influence lies in the effect it had on the 
propagation velocity of the crack. The frictional resistance be- 
tween web plate and angle, adjacent to the crack as well as ahead 
of the crack front, reduced the compliance of the cracked plate and 
the crack opening displacement. This decreased the crack growth 
rate- and extended the fatigue life. Crack growth measurements in- 
dicate that the crack growth rate was fairly constant with increas- 
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ing crack length, as long as the crack propagated in the vertical 
leg of the angle. This phenomenon is treated in more detail in 
chapter 6. 
The fatigue resistance of the riveted stringers is compared 
with the Category C and D resistance lines, shown to represent 
riveted members [2], in figure 45. Also plotted are the results of 
other tests on riveted members. Fatigue life is defined as first 
observed cracking in all cases. The truss joints tested by 
Reemsnyder [22] and the hanger members tested by Baker a,nd Kulak 
[31 were subjected to much higher stress range levels than the 
stringers and therefore yielded much shorter fatigue lifes. All 
three sets of test data confirm that Catesory D is a lower bound 
for the fatigue life as defined by the development of a^aall 
crack. 
4.4.4 The Cracking of Deteriorated Compression Flanges 
The significant loss of section of the compression flange ap- 
parent in figure 28 was typical of every test beam. In extreme 
cases, this loss was sufficient to result in the development of y 
fatigue cracking in the outstanding legs of the angle. Figure 46 
shows one such a fatigue crack. The crack surfaces are shown in 
figure 47. 
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The cracks always started at the section that had the largest 
thickness reduction. The explanation for this phenomenon is that 
the compressional stress cycle resulted in yielding on the net 
ligaments of the reduced section as a result of stress concentra- 
tion and reduced area. During the unloading part of the stress 
cycle,, a. residual tension stress field formed, permitting crack in- 
itiation. In these circumstances the crack propagated towards the 
heel of the angle and arrested after having grown out of the region 
of yielding. None of the cracks, propagated past the heel. •■ Hence, 
the cracks in the compression flange did not adversely affect the 
load carrying capacity of any of the test beams. 
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Chapter 5 
THE REDUCED TEMPERATURE TEST 
5.1 Objective and Procedure 
A reduced temperature test was carried ou- en the third 
stringer. The objective was to evaluate the behaviour of the mem- 
ber, given a fatigue crack, under low temperatures. More specifi- 
cally, the objective was to determine if brittle fracture of a 
cracked component v/ould occur and how that would affect' the be-r 
haviour of the cross-section.  At the start of the test a fatigue 
*■ 
crack extended from the top of the hole to the edge of the angle 
and from the bottom of the hole to the angle fillet, as illustrated 
in figure 48. No cracking was observed in the other flange angle 
or in the web plate at that cross-section. 
The test procedure was as follows. The cyclic test was inter- 
rupted so that an insulating box of styrofoaru could be built around 
the se:.. : i.ioh contained a grid °f copper tubes with openings 
at regular, distance, through which liquid nitrogen could be in- 
jected into the closed space, as illustrated in the figures 49 and 
50. By injecting the nitrogen, the temperature of the enclosed 
section of the stringer was decreased to approximately -40 [ °C ]. 
The temperature was monitored by three temperature gages, attached 
to the web plate at mid depth and to the 'top and bottom angles. 
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After reaching the required temperature, the temperature was main- 
tained by regulating the nitrogen flow. 
i 
With the cracked section being at this low temperature, a 
static load corresponding to the' maximum load of the repeated load 
cycle was applied. The cyclic loading was then resumed at a fre- 
quency of 260 [cyc/min]. The crack front advanced in a stable, 
fatigue mode. The cyclic loading was continued for a period of ap- 
proximately half an hour at the reduced temperature. Then the 
crack was propagated at room temperature for an additional 12.5 to 
25 [mm].  This procedure was then repeated. 
5.2 Material Fracture Characteristics 
An indication of the fracture characteristics of the material 
was obtained by performing a series of Charpy V-notch impact tests 
on eighteen specimens, taken from a tension flange angle of one of 
the stringers. Temperatures varied from -18 to 66 [ °C ]. The 
results are summarized in figure 51. 
A large variation in absorbed impact energy can be. seen at 
test temperatures between 21 and HH [ °C ]. The estimated 20.3 [J] 
( 15 [ft-lbs] ) transition temperature was about 20 [ °C ]. Hence, 
the material would satisfy the impact energy requirement for Zone 2 
of the AASHTO and AREA Specifications. 
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5.3 Results of the Reduced Temperature Test 
The reduced temperature test was performed for a number of 
different crack lengths. These lengths and the number of stress 
cycles experienced under reduced temperature are recorded in 
Table 3. 
No unstable crack extension occurred in the cracked angle' at 
any stage. During the process of crack extension, the gross sec- 
tion stress increased by about 30 % . It is apparent from Table 3 
that significant numbers of stress cycles were applied at each 
crack length increment. 
The maximum estimated stress intensity factor during the test 
1 /2 
was 45 [ MPa(m)    ], if an edge crack were assumed from the heel 
of the angle. The test results suggest that a significant tempera- 
ture shift is applicable, since the dynamic fracture toughness at 
21 [ °C ] was this order of magnitude [231. 
Additionally, the results indicated that the frictional 
restraint between the cracked angle arid the uncracked web, which 
was noted in Chapter 4, vias benificial, as the crack opening was 
small. The associated stress intensity factor was probably smaller 
than predicated by assuming an edge crack.  Chapter 6 will give a 
35 
more detailed analysis of this phenomenon. 
No adverse behaviour was experienced at the section when the 
flange angle cracked in two under the reduced temperature. The 
remaining resistance of the cross-section was sufficient to carry 
the applied load. 
'   - / 
<r 
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Chapter 6 
ANALYTICAL FATIGUE CRACK GROWTH PREDICTION USING FINITE ELEMENTS 
6.1 Introduction 
During the tests on the riveted stringers it was observed that 
the cracks which formed at the top of the rivet hole and propagated 
upward in the leg of the angle attached to the web plate, showed a 
remarkably small opening displacement. This was one of the reasons 
why these cracks were only discovered when they were HO to 50 [ran] 
long. The geometry of the cracked detail is shown in figure 52. 
Furthermore, it was noted that the rate of crack propagation was 
low for a crack of such length and was fairly constant with in- 
creasing length. 
In addition, the reduced temperature test discussed in chapter 
5 indicates that the built up section had a great degree of redun- 
dancy. Even when the angle was nearly cracked in two, no crack in- 
stability was observed at a maximum stress of 1.1 * 62 [MPa] on the 
gross section. Hence, the cross section was able to redistribute 
the load from the cracked angle to the other section components 
without significant distress. The degree of restraint of the open- 
ing displacement was too large 'to be explained by the nearest 
rivets"providing the transfer of load in bearing, since they were 
top rivets instead of bottom rivets and were positioned 76 [nan] 
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away from the crack. Also, it should be noted that no cracking 
developed at those rivets. The geometry of the cracked detail with 
the crack tip in the outstanding angle leg is shown in figure 53« 
It was apparent that a frictional bond existed between the 
faying surfaces of angles and web plate. This bond was due to the 
corrosion and lead paint products which developed between these 
components. It is probable that the bond was brittle and progres- 
sively broke in the immediate vicinity of the crack. A strain dif- 
ferential between cracked and uncracked components resulted in high 
frictional forces which were transferred by the bond product. When 
the differential was too high, the product broke. This occurred in 
the area around the crack tip. 
The load transfer from the cracked angle to the other section 
components occurred away from the crack by means of the frictional 
bond. Compatibility required that the extension of the cracked 
region under reduced load was the same as the extension of the ad- 
jacent region of the uncracked section components which were ob- 
viously subjected to an increased stress level. A region in the 
immediate vicinity of the crack was unbonded. The shape of this 
unbonded region could not be visually defined as a function of 
crack propagation. 
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The objective of the analysis presented in this chapter is to 
predict and characterize the stress intensity factor applicable to 
this complex condition as a function of crack length. As long as 
the stress intensity factor Kj remains below the fracture toughness 
KJQ of the cracked component, the mode of crack propagation is st- 
■ .i 
able fatigue crack growth. Once the fracture toughness is exceeded, 
crack instability must occur in the cracked component. 
Measurements of crack propagation during the test.on the third 
stringer provide experimental data to compare the predicted results 
with. 
6.2 Analytical approach 
The analysis of the detail makes use of concepts from linear 
elastic fracture mechanics. The detail and its environment form a 
very complicated joint and crack condition for which the stress in- 
tensity factor is not available in the literature [27]. A means of 
solving such a problem is provided by the numerical technique of 
the finite element method. 
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6.2.1 Finite Element Program QIFEVCEM, possibilities and limita- 
tions 
The analysis makes use of a finite element program, developed 
by C.K.Seong , called QIFEVCEM, which is an acronym for 'Quarter- 
point Isoparametric Finite Elements and Virtual Crack Extension 
Method' [25]. The program is capable of analyzing plane structures 
under plane strain or plane stress conditions. The main elements 
incorporated in the program are QUAD-8 isoparametric elements with 
8 nodes and quadratic interpolation for the coordinates and the 
displacements. Thus, they are" capable of following parabolic boun- 
daries and of reproducing a linear variation of stress and strain. 
Essential to linear elastic fracture mechanics and in plane 
_1/p 
loading is a stress singularity of the order r    at the tip of 
the crack.  The program reproduces this singularity by utilyzing 
singular elements around the crack tip. The singular elements im- 
plemented in this program are triangular 8-rnode elements which are 
degenerated from the QUAD-8 quadralateral elements and have the 
midside nodes on the sides adjacent- to. the crack tip moved to the 
closest quarter point positions, which produces the required sin- 
gularity within the element. 
The stress intensity factor K is calculated using. a method 
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known as the Virtual Crack Extension Method. The stress intensity 
faotor is determined from the strain energy release rate in the 
elements surrounding the crack tip due to a virtual extension of 
the crack length. 
A limitation of the program is that it handles two dimensional 
problems only. In addition to the QUAD-8 elements, the program 
does contain truss elements which were used to model the outstand- 
ing flanges,- the plane of which is perpendicular to the plane of 
the web. This made the analysis possible of the stage of crack 
propagation when the crack was confined to the angle leg attached 
to the web plate. 
When the crack is turning the corner at the heel of the angle, 
the problem becomes an essentially three-dimensional problem and 
can not be directly analyzed with this program. The subsequent 
stage of crack propagation in the outstanding leg of the angle was 
approximated by simply rotating this leg into the plane of the web. 
The remaining, uncracked, outstanding angle leg was modelled by 
truss elements. 
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6.2.2 Preliminary Analysis 
The crack growth rate was determined from measurements of the 
cracklength as a function of number of cycles during testing of the 
third stringer. They are summarized in Tables <4 and 5. The ac- 
curacy of the measurements was limited since dividers were used and 
the measurements were made during cyclic loading, resulting in 
movement of the specimen. 
A graphical summary of the estimated crack propagation rates 
as a function of crack length is provided in the figures 54 and 55, 
respectively for the < ick growing in the" web of the angle and. for 
the crack in the outstanding leg. The scatter in the test data 
stems not only from the accuracy of the measurements but also from 
the inherently discontinuous process .of fatigue crack propagation. 
It should be noted that a relative error in the crack growth rate 
results in a relative error one third as large in the stress inteh- 
sity factor, when calculated using the Paris power law. 
The dashed line in figure 54 represents the regression line of 
the data points. The regression line is a flatly sloping line and 
demonstrates that the crack growth rate is increasing slowly with 
increasing crack length* 
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The crack growth rate is directly related to the stress inten- 
sity factor, under certain restrictions, by the functional 
relationship known as the Paris Power Law: 
da/dN = C * (&K)n (6.1) 
Rolfe and Barsom have suggested an upper bound estimate 
C= 6.9 „*10 for ferrite-pearlite steel, with n= 3 i a in [m] and 
K in [MPa(m)1/2] [23]. 
A detail having a constant crack propagation rate with in- 
creasing crack length is the infinitely long strip with a serai- 
infinite crack a3 illustrated in figure 56 [27]. The stress inten- 
sity factor is a function of the stress and width of the strip. 
Under plane stress conditions the stress intensity factor is equal 
to: 
—  K=ff * (h)1/2 (6.2) 
If the cracked rivet detail is assumed to have an unbonded area 
with a constant width, one can make an estimate of this width by 
dividing-the stress intensity factor Kj, calculated on the basis of 
the' measured crack growth, by the stress <T to which the section is 
subjected. The test results yield an estimated half width between 
20 to 32 [ran], for the crack tip at mid height respectively ex- 
tended to the full height of the leg of the angle.  This is sig- 
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nificantly smaller than the 76 [mm] distance between the crack and 
the adjacent rivets. 
A more rational shape for the unbonded area is an ellipse, 
since the unrestrained crack opening displacement would have a com- 
parible shape. The restraining forces transferred by friction have 
to vary likewise along the crack length, which causes the bond be- 
tween elements to be broken in an elliptic fashion. The estimates 
of the width of 20 to 30 . [mm] provide a helpful estimate of the 
r 
short axis length. 
Figure 55 shows the crack grov;th rates derived from measure- 
ments when the crack front was propagating in the outstanding -leg 
of the bottom flange angle. The magnitude of the cra<JR\ growth 
rates is an order of magnitude higher than those calculated for the 
crack advancing in the angle attached to the web. It is apparent 
that the restraint offered by the frictional bond between web plate 
and angle decreases significantly v/ith increasing crack size. 
The dashed line originating at the origin represents the crack 
propagation rate as a function of the crack length for a plate with 
a centre through crack (see figure 57) [27]. The finite width b 
was taken as the flange width, equal to 152 [mm], and the nominal 
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stress range to which the plate is subjected was 62 [MPa]. The 
similarity between the two cases is limited but the comparison is 
useful when interpreting the nature of the measured crack growth 
rate. 
For small crack sizes (less than 50 [mm] long) in the out- 
standing leg, the crack driving force is underestimated by the 
centre cracked specimen. Apparently the completely severed ver- 
tical leg of the angle is of considerable influence driving the 
crack. For larger crack sizes, the centre cracked specimen over- 
estimates the crack propagation rate as a result of its inability 
to redistribute the load. The comparison between the two cases 
suggests that the restraint offered by the uncracked section com- 
ponents reduces the crack growth rate appreciably when the crack is 
smaller than one half to two thirds of the flange width. 
6.3 The formulation of the Finite Element models 
A typical finite element model representing a section of the 
beam adjacent to the cracked rivet detail is shown in figure 58. 
' The immediate area around the crack is shown enlarged in figure 60. 
Use has been made of symmetry about a vertical plane which contains 
the plane of the crack. 
In addition to the rivet hole from which the crack originated, 
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the closest top rivet hole is included. No bearing pressure on the 
edge of the holes was considered. This is a reasonable assumption 
when no crack exists since the beaafling moment is constant in the 
middle section and the rivets transmit no shear force. In the 
presence of a crack the closest rivets might be loaded in bearing, 
if the frictional bond would not be capable of transferring the 
load to the adjacent sections. The preliminary analysis 
demonstrated that it was plausible for the width of the unbonded 
area to be smaller than the rivet spacing, so that these rivets 
needed not be in bearing. It was not considered necessary to in- 
clude clamping pressure because the crack tip was well outside the 
rivet head. Smaller cracks migth be affected by the clamping pres- 
sure ans increased frictional restraint. 
The load transfer by frictional bond was modelled by assuming 
that the bond product was rigid so that shear transfer would take 
place without deformation.  It was also assumed that, once broken, 
the bond was no longer capable of load transfer. Since the program 
did not have any provisions for shear transfer between planes, the 
shape, of the unbonded area had to be determined by trial and error. 
Possible shapes were selected on the basis of rational descriptions 
.... t 
as numerous solutions were possible. 
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The unbonded area around the crack consisted of two independ- 
ent layers, one cracked and one continuous. The two layers became 
common where the bond was complete. Since shear transfer occurred 
without deformation and plane sections remained plane, the bonded 
areas of the cracked angle and the uncracked components were 
strained equally and could be modelled as one plane of elements. 
The mesh was flexible as shown in figures 58 to 63 providing 
an element configuration which permitted the crack to step by step 
propagate up in the angle leg attached to the web. A relatively 
simple readjustment provided the appropriate mesh for different 
crack lengths and unbonded lengths alongside and ahead of the 
crack. It was possible by means of supporting programs to readjust 
the nodal point configuration and obtain different shapes of the 
unbonded area. 
Figure 64 shows a mesh for the condition that the tip resided 
in the outstanding angle leg. The unbonded area between web plate 
and vertical leg of the angle extended over the depth of the angle. 
There are a number of variables which characterize the un- 
bonded area. These include its shape, size, unbonded length ahead 
of the crack and whether the edge of the rivet hole is unbonded. 
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6.3.1 Crack tip located in vertical leg of angle 
For the condition that the crack tip was located between the 
lower rivet hole and the top edge of the angle ( see fig. 52 ), the 
following considerations were made. 
The estimate of the width was initially based on the semi- 
infinite crack specimen ( see fig. 56 ). It was found that the un- 
bonded length ahead of the crack would have to be 20 to> 30 % of the 
crack length. The crack length was defined as the distance from 
the centre of the rivet hole to the crack tip. The analysis in- 
dicated that it was necessary to include the edge of the rivet hole 
in the unbonded area. This is understandable since the hole is 
part of the crack and opens under tension. 
Three different shapes of unbonded area were considered. 
First, an area with constant width as shown in figure 60 was ex- 
amined. Next,'this shape was modified to a region of conical shape 
( see fig. 59 ). The estimates of the half width provided by the 
half infinite crack specimen on the basis of the crack growth 
measurements predicted a width that increased with increasing crack 
length. Hence, the second exan._ned area had an increasing width 
with increasing crack length as measured perpendicular to the crack 
at the crack tip while it was also assumed that the advancing crack 
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did not influence the width of the area behind the crack tip. A 
final model considered an elliptically shaped region as shown in 
the figures 52 and 61 to 63. The shape was related to the ap- 
proximately elliptical opening displacement of the crack when un- 
restrained. The ellipse was centred midway between the centre of 
the hole and the crack tip. The long axis h. was made equal to 
half the crack length plus twice the unbonded length ahead of the 
crack. The ellipse was truncated ahead of the crack and changed 
into a circle"'around'the hole, ac :.':.o: .       i  the figures 62 and 63'. 
The loading on the modelled section was imposed at the edge 
where the section was cut fron the stringer and was force con- 
trolled. The cut was made'' sufficiently far away from the cracked 
cross section so that the stress distribution on the loaded edge 
was the gross section bending stress distribution. In other words, 
the section was taken big enough so that the increase of compliance 
due to the existence of the crack was neglegible compared to the 
total compliance. This condition was shown to be fulfilled when 
the modelled half length of the section was approximately four 
times the length of the angle legs. . 
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6.3.2 Crack tip. located in outstanding angle leg 
When the crack tip was located in the outstanding leg of the 
angle, the unbonded area between web plate and vertical angle leg 
adjacent to the crack extended over the entire depth of the angle. 
The shape of the unbonded area was assumed to have a constant width 
w. from the top edge of the angle down until half depth and then be 
tapered out towards the heel of the angle, as shown in figure 53. 
Width w. was taken as 46 [mm] and width Wg as 76 and 91 [inn]. A 
typical mesh is shown in figure 61. The length of half the section 
was taken four tines the length of the angle leg. 
The loading was displacement controlled since equilibrium 
could not be net with force controlled loading. The .loading was 
divided into two stages. Initially, displacements were imposed at 
the edge of the section eo.ual to the gross section strains in- 
tegrated over the length of the section. In the second stage, con- 
tributions were added to the impased displacements corresponding to 
the opening displacements along the crack as calculated in the 
first stage. The maximum additional displacement along the edge 
was approximately 10 ?> of the initial displacenent. 
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6.4 Results of the analysis 
6.4.1 Crack tip located in vertical angle leg 
The finite element analysis using the models described in the 
previous section yielded the crack growth rates tabulated in table 
6. These crack growth rates were calculated from the stress, inten- 
sity factors Kj by eq.(6.1). 
An unbonded area with a constant width ( fig. 60 ), yields 
results that suggest that an increase of width is required in order 
to match the measured values of crack growth. By linear interpola- 
tion the widths are found to vary between 18 and 30 [mm]. These 
results are in good agreement with the estimates made using the in- 
finite strip model of figure 56 as discussed in section 6.2.2. 
The results for an -increasing width with increasing crack- 
length suggest that the unbonded area grows in both width and 
length direction. This is confirmed by the results for the con- 
ically shaped unbonded area ( fig. 59 ). It is found that'if .the 
width behind the advancing cracktip does not increase as a result 
of the increasing crack opening, the predicted crack growth 
decreases. The crack opening displacement is maximal near the mid- 
point of the crack and likewise should the width of the unbonded 
area be maximal near that point. 
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An elliptical shape is a more probable alternative ( fig.52 
and 61 to 63). By interpolation, the short axis lengths can be 
seen to increase from 20 to 33 [mm]. The short axis/crack length 
ratio decreases from 56 to 41 % with increasing crack length. 
Those values are fairly close to the values for the constant width 
computed earlier, but the ellipse has a total area of the unbonded 
region which is smaller, making the elliptic shape more likely. 
6.4.2 Crack tip located in outstanding angle leg 
Figure 55 shows the results of the finite element analysis 
when the crack tip resides in the outstanding leg of the angle. 
The crack growth rate is calculated from the stress intensity fac- 
tor Kj. The crack length is defined as the distance between the 
angle corner and the crack tip, measured at the bottom of the angle 
leg. As before, the Paris power law (6.1) was used to relate the 
crack growth rate and stress intensity factor. 
Figure 55 summarizes the three sets of results 
( see (6.3-2) ): 
1. those assuming a width w2= /?6.2 [ran] ( 3 [in]) and a first 
stage displacement induced loading; 
2. those assuming width W2=T91;4 [mm] (3.6 [in]) and subjected 
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to a first stage loading only; 
3. those assuming width v*2= 91.4 [mm] (3-6 [in]) and subjected 
to the second stage loading-. 
The agreement between the analysis and the measurements is good. 
As was indicated by the measurements, the analytical predictions 
show that for intermediate crack lengths the restraint offered by 
the bond between angle and web plate reduced the crack growth rate 
significantly compared to the centre through cracked idealization. 
The analysis shows that the increase of the crack growth with in- 
creasing crack length was small compared to the • increase of the 
growth rate for"the centre through cracked model. When the crack 
length was larger than two thirds of the leg length, the crack 
length increased appreciably in the way it was observed in the 
measurements. 
Figure 55 shows that the finite element analysis generally un- 
derestimated the crack growth rate for all three examined shapes 
and loading combinations. The predicted curves are smoother than 
the measured function. Hence, the highest computed value for the 
crack length of 10.16 [cm] exceeded the measurement. It is pos- 
sible that the sudden increase in the measured crack growth rate' 
was caused by a sudden expansion of the unbonded area due to Che. 
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brittleness of the bond product. 
A comparison of the three analytical curves shows that an in- 
creased width w2 raised the crack growth rate. The addition of the 
crack opening to the imposed displacements also raised the 
predicted crack growth rate as could have been expected. In both 
cases, however, the increase was fairly small compared to the dis- 
crepancy between the measured and predicted values. 
The predicted crack growth rate could probably have been 
raised onto an arbitrary measured value but that might have re- 
quired a width equal to or greater than the distance to the nearest 
rivet. Then rivet bearing would assist in the transfer of load 
from the cracked to the uncraeked section components. This would 
have changed the problem essentially and would have required dif- 
ferent models. 
The predicted crack growth rates by the finite element 
analysis are in good agreement with the limited test data consider- 
ing the complexity of the conditions and geometry. 
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Chapter 7 
SUMMARY AND CONCLUSIONS 
7.1 Literature Survey on Fatigue of Riveted Members 
A detailed review was carried out of available fatigue test 
data on riveted steel and wrought, iron joints and on steel and 
v/rought iron plates with open holes. A total of approximately 1100 
test results were examined and evaluated. Following are the find- 
ings of that review. , 
1. The major variables observed to affect the fatigue resistance 
of riveted joints are the rivet clamping force and the riyet 
bearing ratio. 
2. The variation in fatigue strength was found to be large.It is 
probable that .this stems from the fact that the sources asT 
sociated with these tests provided very diverse tes£ con- 
ditions. In addition, many tests were discontinued before 
developing fatigue cracks, but without accumulating a suf- 
ficient amount of stress cycles to justify that the stress 
range was below the fatigue limit. It was customary to dis- 
continue testing after 2 or 3 million cycles.  Next, all of 
■ the fatigue tests on steel specimens were conducted at stress 
ranges above 92 [ fiPa ].  Hence, the fatigue limit was not 
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defined as failures were observed to occur at all of the ap- 
plied stress ranges. 
3. Plates with holes tended to provide greater fatigue resis- 
tance than riveted joints. All plates tested yielded fatigue 
strengths that exceeded the Category C fatigue resistance 
curve. ' 
4. The effect of different methods of hole preparation did not 
result in major differences in fatigue strength. Drilling, 
punching, subpunching and reaming, and subdrilling and ream- 
ing provided fatigue resistances that did not differ appreci- 
ably. It must be said that the amount of test data on 
punched holes is very limited and does not represent the wide 
variation that is likely to exist in practice, as a result of 
punch wear, plate thickness and material. The tests on plates 
and joints with punched holes were carried out at "relatively 
low bearing ratios ( 1.25 to 1.75 ). Reamed holes, whether 
sub-punched or -drilled, seemed to provide better performance 
than drilled holes. 
5. The lower bound fatigue resistance of riveted steel connec- 
tions is reasonably well represented by the .Category D 
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fatigue resistance curve, as it was exceeded by nearly all 
the test data. Exceptions were specimens with reduced clamp- 
ing and high bearing ratios. These results apply primarilly 
to simple connections and do not reflect the additional life 
observed for built up members due to their inherent load 
redistribution capacity. 
6. Steel connections v/ith good clamping force and normal bearing 
ratios, i.e. smaller than 1.5, have a lower bound fatigue 
strength, that is approximately defined by Category C. A num- 
ber of tests at a high stress range fell below Category C 
probably due to yielding. 
7. Specimens subjected to stress reversal provided a fatigue 
resistance significantly greater than other specimens. Ap- 
parently, the stress range is overestimated using the full 
: stress amplitude. .A portion of the compression part 'of.the 
stress cycle can be neglected. Early drafts of the 
specifications of the ECCS TC-10 re2 • ■ ended to define the 
stress cycle as: 
A
*eff= *nax " °'6 * *nl min 
This recommendation scales the data with R <. 0 appropriately, 
such that reasonable agreement exists v/ith the test data for 
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R > 0. The final draft eliminated this. 
8.. Although- only limited test data are available for wrought 
iron riveted members or plates with open holes,, it seems that 
their fatigue resistance is affected by the same factors that 
influence steel specimens. Clamping force and bearing ratio 
are probably the main factors, while the state and age of 
specimens and holes play a.part. 
9. Wrought iron riveted connections exhibit a lower bound 
fatigue strength represented by Category E. A few test data 
fell below Category E, possibly as a result of their previous 
load history. 
7.2 Fatigue and Reduced Temperature Tests on Weathered and 
Deteriorated Riveted Members 
The experimental studies carried out on four weathered and 
deteriorated riveted members provided information on the extreme 
life behaviour of such members. In addition they also provided in- 
formation on the behaviour of severely corroded regions and their 
susceptibility to fatigue crack growth. Following are the prin- 
cipal findings: ... 
1. The extreme life fatigue resistance of the web flange'riveted 
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connection appears to be close to the Category D fatigue 
limit. Several fatigue cracks were found to develop in the 
rivet details at stress ranges between H6 and 66 [MPa] after 
8 to 30 million cycles. 
2. The fatigue resistance of the corroded section was observed 
to vary between Category E and C, depending on the severity 
of the corrosion and the loss of cross-sectional area. This 
degree of severity cannot be accounted for by considering 
just the loss of area. The four test results suggest that 
when the thickness of the outstanding flange angle is reduced 
until less than half remains, the proximity of the corroded 
area to the opposite surface reduces the fatigue resistance. 
Those stringers that had ^.more than half of their flange 
thickness removed by corrosion, initiated fatigue cracks near 
the Category E resistance curve. A lesser level of thickness 
did not result in crack initiation. 
3. Severing of a component of the built up t action did not im- 
mediately impair the cyclic loading capacity of the members. 
Between .5 to 1. million additional cycles of a stress range 
of 62 to 69 [ HPa ] on the gross section were required before 
the load carrying capacity was completely destroyed.  Cracks 
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formed slowly in the other angle and in the web plate. All 
four test, beans exhibited" redundant behaviour once cracks 
developed that severed a flange angle. 
4. Significant bond was observed to exist between the angles and 
web plate in their painted and corroded condition. This 
reduced the opening of the crack and extended the fatigue 
life. 
5. Fatigue cracks that formed in the deteriorated legs of the 
compression flange were observed to arrest near the heel of 
the angle.  None of these cracks affected the load carrying 
,—i' - -- 
capacity and the fatigue resistance of the stringers. 
6. Reduced temperature tests at periodic intervals of extension 
of a crack grot^m from a rivet hole into the outstanding leg 
of the angle, did not result in unstable crack growth. Even 
with 95 % of the angle section cracked, the crack extension 
node was stable. 
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7.3 Analysis of the cracked rivet detail 
"" A finite element analysis was made to evaluate the behaviour 
of a section of the built up stringer after a crack in a flange 
angle initiated from a rivet hole. The complexity of this detail 
resides in the load redistribution capacity of the built up cross 
section and in the presence of a frictional bond between the faying 
surfaces of the member components. 
The main effort was dedicated to characterizing the unbonded 
area between the cracked and uncracked components in the vicinity 
of the crack. A guideline was provided by crack growth measure- 
ments made during the test. It was possible to obtain good agree- 
ment between analytical results and these measurements. 
The analytical studies demonstrated that:       / 
1. A frictional bond between the faying surfaces of the cracked 
angle and the web plate was responsible for the load transfer 
from cracked to uncracked components. This reduced the crack 
growth rate and extended the fatigue life. The bond is ab- 
sent in the immediate vicinity of the crack. 
2. It was observed that the crack initiated from the top of the 
rivet hole and advanced to the top edge of the angle before 
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cracking occurred elsewhere in the section. During this 
stage of crack propagation the crack growth rate increased 
little. The shape of the unbonded area found to be the most 
probable v/as an ellipse with its centre on the middle of the 
crack. The short axis length decreased with increasing crack 
length from 56 to 41 * of the crack length. This length is 
smaller than the distance to the nearest rivet, confirming 
the assumption that these rivets did not tranfer any load in 
bearing. 
* 
3. The presence of the frictional bond between section com- 
ponents reduced the crack growth rate of the crack in the 
outstanding angle leg advancing from the heel of the angle 
towards the tip. The increase in the crack growth rate was 
small when the crack tip was removed from the heel, by less 
than two thirds of the angle leg length. The unbonded area 
at this stage was found to be approaching the nearest rivet. 
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TABLES 
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TABLE 1:  OBSERVED CRACKING - CORRODED AREA 
l A a gross A a nee 
Test MPa   ksi MPa   ksl N (*106) Comment 
1 73.4  10.5 75.2  10.9 3.77 
4.40 
4.99 
Crack Found > 104 mm 
4.1 in 
Angle Severed 
Section Failed 
2 62.1   9.0 64.8   9.4 0.85 
1.45 
Angle Severed 
Section Failed 
3 62.1   9.0 63.4  9.2 (39.71) No Failure 
55.2   8.0     57.2  8.3    1.19      Crack Found > 7,6 mm 
0.3 in. 
5.37       First hole drilled 
(7.61)      Section spliced 
Ratio R -^SiS-^rO.l 
max 
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TABLE 2:  SUMMARY OF TEST RESULTS AT THE RIVET DETAILS 
A a nee (*106) 
Test MPa ksi N c 
1 65.9 9.6 6. 
7. 
8. 
12. 
,52 
,34 
,70 
.98 
N£ 
(18.25) 
Comment 
Angle, Bottom hole, Top of hole 
Angle, Bottom hole, Top of hole 
Angle, Bottom hole, Top of hole 
Angle, Bottom hole, Top of hole 
Test Stopped 
59.3  8.6    36.50 Web plate, Bottom hole, Bottom 
of hole 
(36.50)    Test Stopped 
56.2  8.15   18.26   38.69 
(39.72) 
(  - ) 
46.8  6.79   25.94 
45.8  6.65   25.94 
Angle, Bottom hole, fillet. 
Top of hole 
Angle, Bottom hole, Fillet, 
Top of hole 
Angle, Bottom hole, Fillet, 
Top of hole 
Angle, Bottom hole. Top of hole 
Shear span 
Angle, Bottom hole, Top of hole. 
Shear span 
N : Life until first cracking 
N.:  Life until failure of component 
Noce:   Only cracks at rivet holes not affected by a cracked section 
are included 
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TABLE 3:  REDUCED TEMPERATURE TEST RESULTS 
Si 
Test mm     in. AN.Cycles 
1 * ^ 19,000 
2 27.9     1.1 . Single static test 
3 39.4     1.55 ■ 22,000 
.  .    . 
.  
61.0 2.4 4 12,000 
5 88.9 3.5 9,000 
6 114.3 4.5 15,000 
7 142.2 5.6 17,000 
152.4 6.0 No Fracture 
T = -40° C (-40° F) 
(a  ) = 61 MPa (8.9 ksi) 
max g 
e = 2.6 x 10"3 (S_1) 
a. is:  Crack length at start of test, measured at bottom of flange 
1
-/ 
from angle corner to j:rack tip "^ 
* crack in fillet 
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TABLE 4  MEASURED CRACK GROWTH RATES FOR CRACK TIP IN VERTICAL ANGLE LEG 
8 Nt 12 St 4 St 
Rivet Detail 
 
_Aa    a da/dN 
..,«-6 
N     AN    a     Aa     a   da/dN    a           a     Aa    a   da/dN 
*io-6 *io~ *io~6 
*10 (mm) (mm) (mm) . 
0      47.0        —    47.0            26.7 
2.741 2.741 55.8  8.89 51.6  3.25 68.6  21.6  57.9  7.87   38.1 11.4 32.5 4.17 
2           5.413 2.672 63.5       7.62 59.7       2.85 £78.7     £10.2     £73.7     £3.81         50.8 12.7 44.5 4.75 
7.685 2.272 74.9 11.4 69.3       5.03 62.2 11.4 56.6 5.03 
8.424 .739 >78.7 £3.81 >77.0 £5.16 63.5 1.27 62.9 1.73 
11.248 2.824             . >78.7 >15.2 >71.1 >5.39 
N is number of cycles 
a, a is crack, length . . 
Note:  The crack length is measured from edge of rivet head upward. v 
a =22.9 (mm) should be added to find the crack length wrt. center of hole 
TABLE 5 MEASURED CRACK GROWTH RATES FOR CRACK TIP 
IN OUTSTANDING ANGLE LEG 
AN 
*10 
Aa 
(mm). 
da/dN 
no-6 
.380 
,466 
.380 
,086 
*) 
27.9 
35.6 
.'27.9    *s=14.0    s*573.5 
7.62 31.8 88.6 
.490 .024 39.4 3.81 37.5 156. 
,662 ,172 61.0 21.6 50.2 125. 
,834 ,172 88.9 27.9 74.9 162. 
957 ,123 .114. 25.4 102. 207. 
1.012 ,055 142. 27,9 128. 508. 
<1.029 <.017 152. 10.2 147. >598. 
N is number of cycles , 
a is crack, length measured from the corner to ther crack tip 
at the bottom of the outstanding angle leg 
*) crack in angle fillet, not visible at bottom of the 
outstanding angle leg 
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TABLE 6 PREDICTED CRACK GROWTH RATES FOR CRACK TIP 
IN VERTICAL ANGLE LEG 
da/dN 
*10"6 
(mm) 35.6 
a 
(mm) 
50.8    66.0 81.3 
17.8 3.90 — — — 
constant width; 19.1 4.31 3.12 2.36 1.98 
width  (mm) 
25.4 — 4.82 3.71 3.22 
30.5 — ~ 4.84 4.32 
conical shape; 
width 17.6+4/30 *a  (mm) 4.11 3.50 3.47 
elliptical shape; 
short axis 
length b_ (mm) 
19.1  (.5) 3.86 — 
20.3   (.53) 4.22 — 
24.3   (.43) — 4.00 
25.4   (.46) — 4.32 
27.9   (.44) — — 
29.2   (.36) — 
30.5   (.48) — — 
33.0   (.41) — — 
3.68 
4.21 
3.43 
4.19 
estimated from 
measured crack 
growth rates 
X 
4.01 4.06 4.13 4.19 
a is crack length measured from center of hole 
b1 is long axis length 
b„ is short axis length 
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Fig. 6 Adjusted Fatigue Resistance of Steel Connections at High R Ratios (ECCS) 
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Fig. 7  Fatigue Resistance of Riveted Connections of Plate Materials with a < 275 MPa 
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Fig. 8 Fatigue Resistance of Riveted Cbnnections of Plate Materials with 275 < O    <  345 MPa 
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Fig. 9 Fatigue Resistance of Riveted Connections of Plate Materials with O    k  345 MPa 
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Fig. 10 Fatigue Resistance of Riveted Steel Connections with Normal Clamping Force 
and Low Bearing Ratio (< 1.5) 
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Fig. 11 Fatigue Resistance of Riveted Steel Connections with Normal Clamping Force 
and High Bearing Ratio (> 1.5) 
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Fig. 12 Fatigue Resistance of Riveted Steel Connections with Reduced Clamping Force 
and Low Bearing Ratio (< 1.5) 
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Fig. 13 Fatigue Resistance of Riveted Steel Connections with Reduced Clamping Force 
and High Bearing Ratio (> 1.5) 
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Fig. 14 Fatigue Resistance of Riveted Steel Connections with Drilled Holes 
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Fig. 15 Fatigue Resistance of Riveted Steel Connections with Punched Holes 
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Fig. 16 Fatigue Resistance of Riveted Steel Connections with Subpunched and Reamed Holes 
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Fig. 17 Fatigue Resistance of Riveted Steel Connections with Subdrilled and Reamed Holes 
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Fig. 18 Fatigue Resistance of Riveted Steel Connections, Specially Fabricated for Laboratory Test 
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Fig. 19 Fatigue Resistance of Riveted Steel Connections, Fabricated from Existing Structures 
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Fig. 20 -Fatigue Resistance of Steel Plates with Open Drilled-or Punched Holes 
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Fig. 21 Fatigue Resistance of Steel Plates with Open Subputiched and Reamed Holes 
8 
T6 
*n ■^^ 
OQ o 4k 
ro 
M 
Tl 
0> 
rt 
H- TO 
C 
ro 
pa 
CD 
CO (-"• «■» 
0) o 
rt ai (U 
3 o 
(tl 
o 
l-h 
Z 
rt C 
ro 
I-1 
2 
CD 
m 
3) 
f» 
rt 
(Tl o 9* CO ■n 0> 
o 
rt 
-< 
3* o 
o r 
X) 
w 
c 
cr 
T3 
c 
3 M 
O 
3* o 
re a- 
CO 
3 
a. 
5S 
re 
re 
a 
M 
o 
M 
re »» 
CQ o 
T 1—r 
STRESS RANGE , MPa 
3o_  o 
a 
rt) 
I     I   I   I 
lo 
10' 
o 
Q. 
UJ 
§    10 
tr 
(O 
UJ 
tr 
10' Lx 
o No Failure 
l   l  i I 1111 J I—L_l i i ill j i  ' ■     ■ I i i xuL 
10* I0D I0b I0r 10 
NUMBER   OF CYCLES 
Fig. 22 Fatigue Resistance of Steel Plates with Open Subdrilled and Reamed Holes 
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Fig. 23 Fatigue Resistance of Steel Plates with New or Existing Holes, Fabricated for Laboratory Tests 
£6 
/- 
•n 
H- TO 
M 
U> 
"1 
(U 
rt 5^ 
OQ A 
'C 
n> 
!» 
n> 
CO 
H- 
en 
rt 
tu 
D 
o 
rt> 
o 
i-h 
to rt 
ni 
5 
Ol 
re 
M 
►Td 
M 
01 
rt Z 
co c - 
« 2 
H> CD rt m 
33 z rt «^ 
« o O 
o •n 0> 
n 
o 
• -<■ 
H- ■' o 
CO rt 1- rn 
w 
EC 
O 
I-1 
ro 
en ^^, 
** O 
Tl -^ 
Cu 
cr 
n 
H- 
O 
CD 
rt 
(D 
CL 
i-h 
O 
i-l 
f Cu 
O* ^a 
o 
l-( o 09 
rt 
O 
H 
^< 
H 
ft> 
CO 
rt 
CO 
STRESS RANGE , MPa 
O 
CL 
2 
IB 
UJ 
ID 
Z 
< 
oc 
vO CO ■P- CO 
UJ 
a: 
H 
co 
10' 
• Old Material, Newly Drilled Holes 
o Runouts 
A old Material, Original Holes 
a Runouts 
'    i   i i i in i     i   i l i 11 il j i L-l 11 nl 
D 
l     i l i l i ul 
I04 I05 I06 IOf 10 
NUMBER   OF CYCLES 
Fig. 24 Fatigue Resistance of Steel Plates with New or Existing Open Holes, 
Fabricating from Existing Structures 
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Fig. 25 Fatigue Resistance of Wrought Iron Riveted Connections 
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Fig. 26 Fatigue Resistance of Wrought Iron Plates with Open-Holes 
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Fig, 27  Stringers of the French Broad Ivy River Bridge 
•frra& c 
«»«&&■«?.*' 
■ss*p-. ■---.  --•»:.'«KIWV: ; 
Fig. 28 View of Compression Flange Showing Significant 
Reduction in Outstanding Legs 
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Fig. 29  Flange Angle Corrosion at Cross-Frame Connections 
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Fig. 30 Flange Angle Corrosion at Cross-Frame Connections 
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Fig. 31 Preexisting Crack in Compression Flange 
Next to Bracing Connections 
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Fig. 32 Fatigue Testing Setup 
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Fig. 33  Crack at Corroded Area'of Test Beam 1 
103 
Fig. 34  Set of Cracks Developed Due to 
Force Redistribution in Section 
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Fig. 35 Surface of Crack in Corroded Area of Test Beam 1 
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Fig. 36 Cracked Section at Corroded Area of Test Beam 2 
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Fig. .37  Initial Crack in Corroded Area of Test Beam 2 
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Fig. 38  Corroded Area of Test Beam 3 
108 
Fig. 39 Corroded Area of Test Beam 4 with 
Crack Reinitiation from Drilled Holes 
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ABSTRACT 
State-tables are a proven and effective high-level 
representation of the functional behavior of digital logic 
circuits. Traditionally, state-tables are used only 
during the initial top-down design synthesis phase for the 
specification of desired circuit behavior. Today, 
however, with increased emphasis on design verification, 
the state-table can be used as an attractive and practical 
design verification aid. Furthermore, automated state- 
table derivation can provide the designer with valuable 
information on how to rigorously test the circuit opera- 
tion. 
This thesis documents the design and implementation 
of an approach for the automated derivation of state- 
tables for synchronous sequential logic circuits. The 
input to the process is a description of the network in a 
high-level logic description language called LSL. This 
language is the standard logic description language used 
at AT&T Bell Laboratories today. The output of the pro- 
cess is a formatted state-table. 
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1.  INTRODUCTION 
Much digital logic design work done today benefits 
greatly from CAD tools. Whether these designs are done 
manually or (more and more often) done automatically by 
currently available synthesis programs, an ever- 
increasingly important step in the process is that of 
design verification. Verification has come to mean a 
variety of analyses on the design when the design is 
thought to be complete. If an analysis detects a flaw in 
the design execution, corrective action can be taken 
before the design is realized in hardware, at which time 
corrective action is considerably more expensive. 
The use of state-tables as a high-level functional 
logic representation is a traditional and highly effective 
technique available to logic designers for initial design 
specification. In the past, however, little attention has 
been given to their use with regard to design verifica- 
tion. Moreover, since a state-table is an effective means 
of describing the high-level behavior of logic, it can be 
used not only to verify a given circuit's functional 
behavior, but it can also supply valuable information on 
how to rigorously tesfc. the circuit. 
Some digital circuits, however, are unsuitable for 
design  verification  by  the  derivation of state-tables. 
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Many designs have thousands or. millions of possible sta- 
tes , making their state-tables unwieldy at best. There- 
fore, some selectivity in choosing circuits for state- 
table verification is wise. These circuits include compu- 
ter control circuitry and other types of clocked control 
circuits found in dedicated digital systems. These circu- 
its come under the general class of synchronous sequential 
logic systems. Restricting the scope of this thesis to 
this class of logic circuits is done for two main reasons. 
* First, synchronous sequential logic circuits account for a 
respectable percentage of all digital designs being done 
today. Why? Because, they are easier to synthesize with 
today's CAD, and are easier to test. They also suffer 
from fewer timing problems than asynchronous designs. 
Second, it is considerably more difficult to derive a 
state-table (or more precisely, a primitive flow table) 
for an asynchronous digital system, which is the most gen- 
eral class of digital circuits. 
The purpose of this thesis, therefore, has been to 
design and implement a process by which a state-table 
could be automatically derived from a logic connectivity 
description of a synchronous sequential network, for the 
purpose of design verification and possibly the specifica- 
tion of tests. 
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A procedure has been developed that derives state- 
tables of synchronous sequential circuits. It incorpora- 
tes two existing CAD tools and adds to them two additional 
non-trivial programs. This thesis documents the internal 
database design for_each of these two programs, and fully 
discusses the algorithms developed. 
1.1  Outline of Procedure 
As already mentioned, the approach taken in this 
thesis centers around viewing the logic network in terms 
of the general model of a synchronous sequential logic 
circuit, which is shown in Figure 1.1 . This model was 
chosen because it has several interesting properties: 
1. A given circuit can be easily shown to conform or 
not conform to this model. 
2. This model partitions the problem into* portions 
that must be handled differently, (i.e., the com- 
binational logic block (CLB) and the memory block) 
3. The behavior of the entire network is determined 
by the behavior of the combinational logic portion 
within this model. 
The tying of this combinational logic behavior to 
the state behavior of the network is the central challenge 
of this thesis. The outline of our strategy is given in 
Figure 1.2 . 
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The process beqLps with a connectivity description 
(for a given network) that is an example of a high-level 
description language. The language chosen for use with 
this thesis is an established and versatile language used 
extensively at AT&T Bell Laboratories. This logic 
description language, called LSL [CHA74], is read by an 
existing language pre-processor called LSLNET [YAM82], 
which is labeled in the block diagram as Block I. (An 
existing language processor was chosen in order to spend 
more time on the most crucial and difficult parts of this 
thesis.) LSLNET- checks the description for syntactic and 
semantic errors, and creates a binary output file con- 
taining all of the connectivity information present in the 
original network.  This information is passed to Block II. 
Block II extracts relevant connectivity information 
from this binary file, creates a connectivity database, 
and generates Boolean equations describing the logic of 
the CLB. These equations are passed to Block III, which 
is comprised of an existing CAD tool called the Boolean 
Equation Processor (BEP) [HAL79] that converts these 
Boolean logic equations into function cubes. These func- 
tion cubes, containing the behavioral information of the 
CLB, together with information from Block I about the 
memory portion of the model, are passed to Block IV. 
Block  IV  takes  this  information  and  constructs   the 
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behavior  of  the original network, expressing the merged 
result as a complete state-table. 
The remainder of this thesis will be organized as 
follows. 
The technique of interpreting the network as a 
directed graph is presented in Chapter 2. The formulation 
of all the analysis algorithms in this thesis relies 
heavily on this technique. Also in Chapter 2, two algor- 
ithms will be discussed that are both based on the well- 
known Depth-First Search (DFS) algorithm for directed 
graph traversals. The first of these will be used to ver- 
ify that the network conforms to the model and is loop- 
free. The second algorithm will be used to partition the 
network into its component sub-blocks: combinational logic 
and memory. 
Chapter 3 will take a deeper look at the combina- 
tional logic sub-block of the model. In particular, a 
classification of the various nodes entering and leaving 
this sub-block will be presented. 
Chapter 4 discusses the connectivity description 
language, L.SL, in which the network is initially descri- 
bed. The input file to Block I of Figure 1.2 uses this 
language. 
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Chapter 5 discusses the Boolean Equation Processor 
(BEP). BEP uses a Boolean equation description of a mul- 
tiple output switching function (i.e., the combinational 
logic sub-block) and generates its function cubes. A file 
of equations (describing the CLB logic) is produced by 
Block II of Figure 1.2 . The format of these equations as 
well as the format of the output file of function cubes is 
presented here. The algorithm used to generate these 
equations is also described. 
Chapter 6 describes the requirements of the inter- 
face file. This file (generated by Block II of Figure 
1.2) carries information about the classes of nodes enter- 
ing and leaving the CLB, and supplies information about 
the memory sub-block of the model to Block IV. 
Chapter 7 discusses the database that was designed 
to implement the generation of Boolean equations. In 
addition, the details of the element library are explained 
here. 
The algorithm for combining the CLB function cube 
information with memory information is discussed in Chap- 
ter 8. The result is a state-table describing the func- 
tional behavior of the original network. 
Chapter 9 itemizes the limitations and  features  of 
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the  programs  represented  in  Blocks II and IV of Figure 
1.2 . 
Computer resource requirements for the programs of 
Blocks II and IV are discussed in Chapter 10. 
Chapter 11 summarizes the results in the conclusion. 
Notational conventions used in this thesis can be 
found in Appendix A. A complete example showing a 
representative circuit and the listings of all files used 
for its state-table derivation is available in Appendix B. 
A' 
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2.  NETWORK ANALYSIS 
2.1 The Network as a  Directed Graph 
Analysis of the complete logic network requires an 
effective circuit model for its implementation. A direc- 
ted graph (digraph for short) is used here for this pur- 
pose. Direction in the network can be viewed as the 
direction in which logic signals propagate through the 
network. 
In general, a graph is defined in terms of vertices 
and edges between the vertices. A digraph G = (VfE) is 
composed of a finite set of vertices V and edges E, with a 
partial ordering relation existing between adjacent pairs 
of vertices. Two vertices u and v are considered adjacent 
if an edge exists between u and v and the direction of the 
edge is from u^ to v^ expressed as : 
u->v 
11 - 
In the context of a network, both nodes and devices 
will be considered as vertices, while edges will be viewed 
as the fan-in/fan-out relation between a node and a dev- 
ice.  As an example, the circuit shown here: 
r\fil        i\GZ 
can be expressed graphically as: 
(A/* Gl -&jf M^-D G2 -t\ Z) 
where the circular and rectangular vertices of this graph 
correspond to nodes and devices, respectively. The 
digraph of this circuit can also be expressed as: 
A-»G1, G1-»M, M-»G2, G2-»Z* 
An ordered sequence of nodes and devices such as  this  is 
called a path in the network digraph model. 
* By convention, underlined vertices will be considered 
devices, in. order to distinguish them from node 
vertices, which will not be urtderlined. 
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2.1.1 DFS on a Directed Graph. All analyses of. the 
network digraph model in this thesis are based on an effi- 
cient and recursive graph traversal algorithm known as the 
Depth-First Search (DFS) algorithm [AH083]. DFS systema- 
tically explores all nodes and devices in the digraph, 
which for a graph with e edges and v vertices, takes 
0(e+v) time. 
The basic DFS algorithm operates in the following 
manner. DFS is started at each primary output node in the 
network, in turn, and traces back through the edge 
incident on this node in the direction toward the primary 
inputs (i.e., against the natural flow of logic). As each 
newly visited vertex is encountered, a marker is set as a 
record of this visit. Initially all vertices are unvisi- 
ted. When a device output is encountered, DFS continues 
recursively at each device input, in turn. If an input 
(node) has been visited previously, then another input to 
this same device is visited and processed recursively by 
DFS. When all inputs to a device have been processed, 
then the trace-back ends and DFS  is  resumed 'by  tracing 
* Each node should have a single edge incident to it 
meaning that the node will have one signal source 
(incoming edge) and one or more signal sinks (outgoing 
edges). 
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forward along the edge that led to the output of this dev- 
ice, and continuing to explore inputs on the previous dev- 
ice, if any. This process continues until DFS returns to 
the vertex that it started at. When DFS completes at 
every network primary output, all nodes, and devices will 
have been visited systematically at least once. 
2.2  Verification of a  Loop-free Network 
Before discussing the network loop-checking algor- 
ithm, two underlying concepts must first be discussed. 
These are the concept of a "data-cone" and the digraph 
concept of a "back" edge. 
As DFS back-tracks through the logic from output to 
input, a "data-cone" is formed. A "data-cone" consists of 
all vertices encountered in trace-back from some particu- 
lar node in a network over all possible paths until either 
a primary input or a flip-flop output is encountered. The 
main purpose of a data-cone is to isolate those portions 
of the combinational logic that are coupled through a syn- 
chronous element. As a simple example, a circuit is shown 
in Figure 2.1a, and the two data-cones derived for this 
circuit are shown in Figure 2.1b. 
A push-down stack is created for each data-cone. As 
combinational devices are encountered during the DFS, each 
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a.)   Example Circuit 
r- 
b.)   Two data—cones derived from above circuit 
FIGURE 2A •85 
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is pushed onto the stack. Memory elements are never 
entered onto the stack since they cannot be involved in a 
non-acceptable loop. When a flip-flop output is encoun- 
tered, the data-^cone (and DFS) in progress is suspended, 
and a new data-cone (and a new stack) is created, starting 
a new DFS at the first flip-flop (excitation) input. When 
the DFS completes at this input, the other flip-flop exci- 
tation inputs are processed, in turn. This has the 
desired effect of accepting loops broken by memory 
elements, while rejecting loops that involve only combina- 
tional elements. / 
The technique of DFS recursion, together with the 
concept of a "data-cone," forms the basis for the algor- 
ithm to be discussed later in this section. In addition,, 
the algorithms to be described in Sections 3.1 and 5.1 are 
also based on DFS recursion. In all, DFS is used for 
three main purposes: to verify that the network digraph is 
loop-free; to classify the nodes of the network according 
to the circuit model; and to topologically sort the 
network devices, thus easing the task of generating the 
input equations for the Boolean Equation Processor. 
During a digraph traversal, an edge may be encoun- 
tered that connects some vertex to a previously visited 
vertex that is part  of  the  same  path.   This  type  of 
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digraph edge is called a back edge. Back edges are of 
primary interest in this section because they may 
correspond to loops (or cycles) within a network. 
However, back edges can also exist that do not violate the 
loop-free condition mentioned earlier. Figure 2.2a illus- 
trates a circuit containing two feedback nodes. Figure 
2.2b shows the corresponding digraph for this circuit. 
The first node (N2, in bold) represents an un-acceptable 
feedback path. The other node (Z in dashed lines) is an 
acceptable form of feedback. Both nodes correspond to 
back edges in the network digraph. However, clocked 
memory elements in the network digraph are considered to 
break feedback loops, of which they are a part. In order 
to distinguish between these two cases in the actual 
network, an additional condition must be met. An asyn- 
chronous loop is detected when a back edge is encountered 
during a DFS and that back edge connects two vertices 
within the same data-cone. 
To implement this loop detection scheme, it is 
necessary to maintain a stack of the devices on a path. A 
new data-cone and a new stack are created at each flip- 
flop input for each time that an unvisited flip-flop out- 
put is encountered during the DFS. The complete algorithm 
for detecting illegal loops, is specified in Figure 2.3 . 
This algorithm guarantees that the given network  conforms 
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a.)   Example Circuit 
«> Z 
denotes Clocked element 
b.)   Network Digraph for the circuit shown above 
FIGURE 2.2 
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to the network model of a synchronous sequential circuit, 
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/* LOOP  (Cycle)  Detection */ 
DECLARE  'cycount' as an integer counter 
BEGIN 
DECLARE 'node'  as a pointer to a NODE data structure 
DECLARE 'stack' as a pointer to a TABLE data structure 
Initialize stack to NULL (empty) 
cycount <— 0 
FOR each Primary Output node, In turn, 
cycle (node, stack) 
IF cycount > 0 THEN print 'cycount' loops detected 
END 
PROCEDURE cycle(nodel, stack)   
DECLARE  'nodel', 'node2'  as pointers to NODE  structures 
DECLARE 'stack','newstack' as pointers to TABLE structures 
DECLARE 'device'^as a pointer to a DEVICE data structure 
IF nodel is a Primary Input THEN 
RETURN /* A PI cannot possibly be in a loop */ 
IF 'nodel' has been VISITED AND 'nodel' is on 'stack' THEN 
BEGIN /* a cycle has been detected */ 
/* This is an illegal back-edge in the network digraph */ 
.„ Print Error Message 
cycount <— cycount+1 
END 
ELSE IF 'nodel' has not yet been VISITED THEN 
BEGIN 
Mark 'nodel' VISITED and Push 'nodel' onto 'stack' 
FOR the 'device' output on 'nodel' 
BEGIN IF this 'device' is type LOW or HIGH THEN 
NEXT FOR 
FOR each Input node 'node2' to this 'device' 
BEGIN IF 'device' is type CMB THEN 
7*~At a Combinational (CMB) device      */ 
/♦Input 'node2* is on the same data-cone*/ 
cycle(node2, stack) /* recursive call */ 
ELSE BEGIN 
7* At a Memory (MEM) device*/ 
/* Use a new stack 'newstack' to store a 
new "path" and start a new "data-^cone" */ 
newstack <—NULL 
cycle(node2, newstack) /* recursive call, */ 
END 
END FOR 
END 
END FOR 
END 
END Cycle 
ALGORITHM FOR ASYNCHRONOUS LOOP DETECTION 
FIGURE 2.3 
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3.  ANALYSIS OF THE SEQUENTIAL CIRCUIT MODEL 
All synchronous sequential  logic circuits can be 
modeled as having two basic component sub-circuits: 
* a pure Combinational Logic Block (CLB), and 
6 a memory element block. 
The relationship between these two blocks was shown in 
Figure 1.1 . The combinational logic block is considered 
to consist of ideal (zero propagation.delay) combinational 
logic elements. These logic elements must be interconnec- 
ted in a loop-free manner within the CLB. Under these 
circumstances, the outputs of this combinational circuit 
block are completely determined by the inputs at all 
times. 
The other component.block of this model consists 
solely of bistable memory elements (i.e., flip-flops), all 
synchronized by a common clock signal. The entire history 
of the sequential circuit is held by the flip-flops within 
this block of the model. This history, of course, is also 
known as the state of the sequential circuit. And because 
the number of flip-flops used to hold the state is finite, 
this network is called a finite-state logic network, for- 
mally known as a finite-state machine. [HEN68] 
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Asynchronous flip-flop operations such as pre-set 
and clear are ignored (but not forgotten) throughout this 
analysis. It is assumed that these signals will be 
applied to the circuit only to set up an initial state, 
after which the state sequencing will be controlled syn- 
chronously as a function of the present inputs and the 
present state. 
There are two sets of inputs to the combinational 
logic block. The first set, { X }, represents the "n" 
primary input signals entering the sequential circuit. 
Since each signal must be a 0 or a 1 in value, there are 
2 possible input vectors that can be applied. (Here, a 
vector is the ordered n-tuple that the "n" input variables 
can assume. A vector is represented as <00000> for a 5- 
tuple where each signal is set at a logic zero.) 
The other set of inputs, { y }, to the CLB are pro- 
vided by the memory element outputs. If there are "p" 
flip-flops in the memory block, then the true outputs of 
the  "p"  flip-flops  represent  the  present state of the 
sequential circuit.  These "p" outputs form an ordered  p- 
p 
tuple, and hence, 2  possible states can be represented. 
At the output side of the CLB are two sets of out- 
puts. The first set, { Z }, represents the "m" primary 
output terminals of the  network.   There  are  2m output 
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vectors possible, but the actual set of output vectors is 
determined solely by the response of the logic within the 
CLB to the complete set of CLB input vectors. 
The other set of CLB outputs, { Y }, represents the 
"q" excitation signals that are inputs to the memory 
elements. The information carried by these signals 
represents the next-state variables. Specifically, the 
next state variables are derived from the excitation sig- 
nals by using the state-characteristic equation of the 
particular flip-flop(s) used. In the simple case when all 
D-type flip-flops are used, the excitation signals, { Y }, 
represent exactly the next-state variables. If, however, 
other types of flip-flops (e.g., JK) are used, then the 
state-characteristic equation for that type of flip-flop 
must be evaluated to transform { Y } into the actual 
next-state variables. 
Thus, the outputs of the CLB can be described in 
terms of the following functions: 
)     < z(t) > = f( < X(t) >, < y(t) > ) 
< Y(t) > = < y(t+l) > = g( < X(t) >, < y(t) > ) 
Here, f is a Boolean logic function describing the opera- 
tion of the CLB for present output values (at time t). 
Also,  g_  is  a  Boolean  logic  function  describing  the 
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operation of the CLB for excitation values (also at time 
t_) and next state values (at time t+1) .  The functions  f_ 
and £ are often called the "characterizing functions" of 
the sequential machine.  [SHE72] 
3.1  Classification of Nodes in the Model 
Special attention must be accorded to the classifi- 
cation of the input and output nodes of the CLB in order 
to successfully merge the information present in the two 
input files to Block IV of Figure 1.2 . 
Except for those nodes internal to the combinational 
logic itself, all other nodes either enter or leave the 
CLB, or perhaps do both. That is, a node may enter the 
CLB, pass directly through, then exit the CLB without pas- 
sing through any intervening logic. Three simple cases 
where this situation occurs are illustrated in Figure 3.1. 
Nodes in this category are: 
♦ Primary inputs that serve as data inputs to  one  or 
more flip-flops. 
♦ Primary network outputs that are also flip-flop out- 
puts. 
♦ Flip-flop outputs that also serve as inputs to other 
flip-flops. 
Any node within the complete network can be categor- 
r '  ' 
ized     into     6 "different     classes    based  on  the  sequential 
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a.)   Cascaded D Flip-Flops 
X-  
CLB 
. _ . —- . ,  
i.  
Q1 
Q D 
< 
Q2 
a D 
< —< > - 
CLK 
b.)   Cascaded D—FF's redrawn to fit 
the general synchronous circuit model 
FIGURE 3.1 
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circuit model.  The basic node classes that can exist are: 
* Internal 
* Primary Input 
* Primary Output 
* Present State Variable 
* Excitation Variable 
* (unused node) 
These can then be combined into the 11 meaningful combina- 
tions shown in Figure 3.2 . 
Internal nodes are. nodes that exist entirely within 
the confines of the CLB. These nodes have a non-zero fan- 
out. Nodes that have a fan-out of zero, are typed 
"(unused node)." h primary input node is a node that also 
serves as a primary input to the complete sequential cir- 
cuit. Similarly, a primary output node serves as a pri- 
mary output from the complete sequential circuit. The 
present state variable node is an output fromone of the 
flip-flops in the memory block, and an excitation variable 
is an output of the CLB that is also an input to a flip- 
flop in the memory block. 
The algorithm used to accomplish this classification 
of nodes is presented in Figure 3.3 . 
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CLB 
Pi- 
PI|EXV- (INT)  -OP0 -OPOlPSV 
-*-OP0 EXV 
PSV EXV PO  
 ^-PllEXV 
-OPSV|EXV|PO 
-PSV I EXV 
-EXV 
NOTE 
Every NODE in the Network Is assigned 
one of the following 11 NODE types. 
Pt 
PO 
PllEXV 
POlPSV 
PSV 
EXV 
PSVIEXV 
POIEXV 
PSV|EXV|PO 
INT 
(unused) 
Primary Input      < 
Primary Output 
Primary Input and Excitation Variable 
Primary Output and Present State Variable 
Present State Variable 
Excitation Variable 
Present State and Excitation Variable 
Primary Output and Excitation Variable 
Primary Output, Present State, and 
Excitation Variable 
Internal NODE 
Unused NODE 
Node Classes 
FIGURE 3.2 
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/* Algorithm to Classify nodes in the logic network */ 
/* according to the scheme shown in Figure 3.2     */ 
DECLARE 'node' as a pointer to a NODE data structure 
FOR each Primary Output (PO) 'node', in turn, 
separate( node ) 
PROCEDURE classify( nodel ) 
DECLARE 'nodel','node2' as pointers to NODE data structures 
DECLARE  'device'  as a pointer to a DEVICE data structure 
BEGIN IF 'nodel' is not a Primary Input (PI) THEN 
BEGIN 
FOR the 'device' whose output is 
connected to this node: 'nodel' 
BEGIN IF this 'device' is a MEMory element THEN 
/* Process memory elements here */ 
IF this 'device' has not already been 
VISITED THEN BEGIN 
Mark this 'device' VISITED 
FOR each output node, 'node2', on this 'device' 
BEGIN IF this output 'node2' has zero 
fan-^out and 'node2* is not a Primary 
Output THEN Mark this 'node2' as UNUSED 
ELSE Mark 'node2' as a Present State 
Variable (i.e., PSV) . 
END 
FOR each excitation-input node 'node2' 
on this 'device* 
BEGIN IF this 'node2' has not already 
been VISITED THEN 
BEGIN /.* visit flip-flop input 'node2' */ 
Mark this 'node2' VISITED 
IF 'node2' type is INTernal THEN 
/* recurse at this node: 'node2* */ 
classify( node2 ) 
END 
Mark this 'node2* as an Excitation 
Variable (i.e.,- EXV) 
END 
END FOR 
END FOR * 
ELSE    /* Combinational (CMB) logic element */ 
(continued on next page) 
Node Classification Algorithm 
FIGURE 3.3 
(page 1 of 2) 
28 - 
/* Process Combinational (CMB) elements here */ 
BEGIN IF this 'device' has not already been VISITED 
THEN BEGIN 
Mark this 'device' VISITED 
FOR each input 'node2' on this 'device'. 
BEGIN IF this 'node2' has not already been 
VISITED before THEN 
BEGIN 
Mark 'node2' VISITED 
/* recurse at this node: 'node2' */ 
classify( node2 ) 
END 
END 
END 
END • 
END IF 
END 
END FOR 
END classify 
Node Classification Algorithm 
FIGURE 3.3 
(page 2 of 2) 
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4.  THE NETWORK DESCRIPTION LANGUAGE 
The starting point for this state-table analysis is 
with a connectivity description of the desired network. 
This is the input file to Block I of Figure 1.2 . The 
language chosen for this purpose is called LSL [CHA74]. 
LSL is an established and versatile logic description 
language, capable of handling a great variety of logic 
networks, including those with network hierarchy. The 
essential features of this language are presented in this 
chapter. 
An example of a circuit is shown in Figure 4.1a, 
with its corresponding LSL description appearing in Figure 
4.1b . The name of the network, or sub-network appears 
first in the description. Network primary inputs and out- 
puts are presented next, followed by a list of node-names 
connected to either Mgh or low fixed logic signal sour- 
ces, if any. 
The body of the LSL description consists of circuit 
connectivity information. For the purposes of this dis- 
cussion, a "logic element" as used below can be a simple 
generic element such as a NAND gate or a D-type flip-flop, 
or it can be a sub-network of other elements (for hierar- 
chical descriptions). In either case, the connectivity of 
the network is described in terms of an  occurrence  of  a 
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a.) Example circuit 
NETWORK: 
CKTNAME: EXAMK-E; 
INPUTS:   CLK; 
OUTPUTS:   A, B, C; 
HIGH: ONE; 
JKFF: 
Q1, (CN, CN, CLK), (A, AN); 
Q2, (ONE, ONE, CLK), (B, BN); 
Q3, (Q3J, BN, CLK), (C, CN); 
AND2: 
G1, (A, B), (Q3J); 
b.) LSL Description of above circuit 
FIGURE 4.1 
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"logic  element"  and the node-names connected to its ter- 
minals. 
Listed first on a line is the name of the logic 
element followed by the name given to one occurrence of 
this logic element in the circuit. This is followed by 
two node lists: one of input nodes to this element, and 
the second of output nodes from this device. The ordering 
of node names within each of these lists is frequently 
important. For example, on a D-type flip-flop, the clock 
signal is typically the second input to this device. As 
such, the name given to this clock signal must appear 
second in the inputs list for this flip-flop. Order is 
not important where input terminals have equivalent func- 
tion, as in the case of AND-gate inputs. 
Where the element name is not supplied, the element 
type will be assumed to be the last element-'type referen- 
ced. This is also seen in Figure 4.1b where flip-flop Q2 
is assumed to be the same type, JKFF, as flip-flop Ql. 
LSL network descriptions are processed by a pre- 
viously existing tool [YAM82] that checks this description 
for syntactic and semantic errors. This LSL processor 
serves as the input processor for STEP1 of Figure 1.2 . 
This tool generates a binary output file containing all of 
the  connectivity  information  extracted  from  the  LSL 
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language description.  STEP1 accesses this file and builds 
the connectivity database described in Chapter 7. 
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5.  Boolean Equation Processor for the Derivation of 
Function Cubes 
A crucial part of the analysis of a sequential cir- 
cuit is concerned with understanding precisely the func- 
tional behavior of the combinational logic block. An 
existing tool [HAL79] that helped in this respect has been 
used by logic designers as an aid in manipulating Boolean 
logic equations. This tool is labeled as Block III in 
Figure 1.2 . 
This Boolean Equation Processor (BEP) uses as its 
input a file containing a sejries of element-by-element 
logic equations expressing the output of a logic element 
as a Boolean function of the inputs to that element. The 
syntax of these, equations follows a rigid yet versatile 
format. The logic symbols and their corresponding opera- 
tions are presented in Table 5.1 . 
A combinational element could be a familiar building 
block of logic such as AND, NANDf OR, NOR, XOR, or NOT 
gates or any. combination of these. A simple example is 
shown in Figure 5.1 . Standard rules of operator pre- 
cedence apply, and parentheses can be used freely to 
resolve ambiguities. 
A note regarding restrictions within BEP. First, 
equations  describing/ the  combinational  logic  must  be 
- 34 - 
Logic 
Operation 
Logic 
Symbol 
AND ♦ 
OR + 
NOT f • 
XOR % 
association ( ) 
Recognized Logic Operations of the 
Boolean Equation Processor 
TABLE 5.1 
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Z   =   !( A*B*C + D*E + F*G + H*!*J ) 
Example of BEP Symbol 
and its Equation 
FIGURE 5.1 
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ordered such that a node used on the right-hand side of an 
equation must either be specified as an input or it must 
appear on the left-hand side .of an earlier equation. A 
second restriction is that no loops exist within the com- 
binational logic. 
And finally, for nodes that enter the CLB and  leave 
the CLB without any intervening logic, an equation such as 
r" 
"A = A" is not considered acceptable. To overcome this 
difficulty, two prefixes were added to the node-name based 
on the usage of the node outside of the CLB. If the node 
entering the CLB is riot a network primary input, then the 
prefix "I__" is added to the node name. If a node exiting 
the CLB is not a network primary output, then the prefix 
"0_" is added to the node name.     ^ 
j The, format of the BEP input file is structured as 
follows. First, there is a list of node names that are 
considered primary inputs to the network being analyzed. 
This list begins with ".i" followed by the input node 
names separated by spaces. Directly following this inputs 
list are the Boolean equation descriptions of the combina- 
tional logic, ordered as mentioned earlier. Any node 
names  that are considered primary outputs of the network 
V 
must be suffixed by ".ON" wherever tfrese node names  occur 
in  the  Boolean  equations.  The ".ONf" suffix follows the 
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array Boolean algebra notation advocated by 
Dietmeyer [DET78]. In Dietmeyer's terminology, an "0N- 
array of the function f^ corresponds directly to a sum-of- 
products expression of £." 
An example of a small combinational logic network is 
shown in Figure 5.2a,b along with the BEP input file for- 
mat describing this network. this example is one 
implementation of a full adder circuit. After processing 
the input file, BEP produces an output file as shown in 
Figure 5.2c . 
The general structure of the BEP output file is 
shown in Figure 5.3 . This output file consists of a line 
identifying the network inputs, followed by a line iden- 
tifying the network outputs, followed by a function cube 
list. [DET78] The function cube list is divided into two 
parts: 1.) an input (n+p)-tuple part, and 2.) an output 
(m+q)-tuple part corresponding to the CLB inputs and CLB 
outputs, rpspectively. These two parts in the file are 
separated by a single space. The columns are arranged 
such that the column order corresponds to the order in 
which the node names are presented in the respective input 
and output lists. Dietmeyer calls this list the "function 
array" for the switching network. The input part of the 
function  array has  members  taken  from the set {0,1,x} 
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a.)   Example of a Full Adder Circuit 
JAB CIN 
N1 = B % CIN 
S.ON = A % N1 
N3 = A * N1 
N2 = B * CIN 
CON = N2 + N3 
b.)   BEP Description 
of Full Adder 
INPUTS: A, B, CIN 
OUTPUTS: S, C 
CUBES: 
000 00 
001 10 
010 10 
011 01 
100 10 
01 01 
' 10 01 
11 11 
c.)   BEP Output 
of Full Adder 
FIGURE 5.2 
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INPUTS:        (input-list) 
OUTPUTS:    (output-list) 
CUBES: 
II ... I   00 ... 0 
II ... I   00 ... 0 
where:   *'!'   e   {o,1,x}  representing an input variable 
to the CLB, in the order of presentation 
specified by the (input-list) 
* 
r0'  e   {o,l} representing an output variable 
of the CLB, in the order of presentation 
specified by the (output—list) 
Format Specification 
for the BEP Output File 
FIGURE 5.3 
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where an V here means that the literal for that position 
does not appear %n the implicant for the switching func- 
tion. The output part, theoretically, has members taken 
from, the set {0,l,d} where a "d" means that the output 
value could be either a logic 0 or a logic 1. However, 
when the function array is derived from an actual circuit 
this "don't care" assignment cannot physically, exist. 
Another situation that may occur is a case where 
some nodes are fixed to either a logic 0 or a logic 1. 
BEP is equipped to handle each of these cases. If a node 
A entering the CLB were to be fixed to a logic 0, BEP 
would «recognize this given an equation written as 
"A = NULL". If the same node were to be fixed at a 
logic 1 then the equation "A = 1NULL" would convey this 
meaning. 
The information present in this BEP output file 
along with information about the memory block, which is 
given in the "transition file" described in Chapter 6, is 
all that is needed to produce a state-table for the com- 
plete network.    ** 
5.1  Equation Derivation 
* * 
The DFS algorithm is enhanced  in  this  section  to 
perform a topological sort on the devices in the network. 
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The DFS, as before, starts at each network primary output, 
in turn. DFS is called recursively at each node until any 
one of these three conditions exist at the node: 
1. It is a Primary Input, 
2. It has been previously visited, or 
3. It is connected to a LOW or HIGH logic  signal 
source. 
When a node is connected to a device output terminal,  the 
DFS  recursion continues at each device input terminal, in 
turn. 
When recursion is finished at all nodes that serve 
as inputs to a device, then the equation, found with the 
element information for that device, can be output with 
the equation terminal references replaced by the actual 
node names used in the network. 
Device equations generated in this fashion will be 
output in reverse topological order, satisfying the input 
requirements of the Boolean Equation Processor described 
in Chapter 5 . The complete equation derivation algorithm 
is found in Figure 5.4 . 
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/* Equation Generation by DFS */ 
DECLARE 'node' as a pointer to a NODE data structure 
BEGIN 
FOR each Primary Output (PO) *node'r in turn, 
gen_equations(node) 
END 
PROCEDURE qen_equations(nodel) 
• DECLARE 'nodel', 'node2' as pointers to NODE data structures 
DECLARE 'device' as a pointer to a DEVICE data structure 
/* When at a Primary Input, end the current recursion path */ 
IF 'nodel' is a Primary Input (PI) THEN RETURN 
FOR the 'device' whose output is connected to 'nodel' 
BEGIN IF 'device' type is LOW or HIGH THEN NEXT FOR  
IF 'device' type is MEM THEN 
/*  Process memory elements here */ 
BEGIN IF 'device' has not yet been VISITED THEN 
BEGIN 
Mark 'device' VISITED 
/* Must consider only one FF output as a 
Present State Variable */ 
IF both outputs of this FF are used 
(i.e., both outputs have non-zero fan-out) 
THEN allow only the true output to enter 
the combinational block (CLB).  The comple- 
mentary output can be derived from it by 
simulating an inverter in the equations. 
Save the appropriate output name. 
Determine the excitation-input terminals 
from the 'device's ELEM structure. 
« FOR Each of these Excitation-Input 
Nodes: (node2) 
BEGIN IF this 'node2' has not 
yet been VISITED THEN 
BEGIN 
mark 'node2' as VISITED 
gen_equations(node2) 
END 
END 
Use this node, 'node2', as a CLB 
(excitation) input. 
END FOR 
END 
END v 
Algorithm for Equation Generation by DFS 
FIGURE 5.4 ' , 
(page 1 of 2) 
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/* Produce the Combinational Device equations here */ 
ELSE IF 'device' Type is CMB THEN 
BEGIN IF 'Device' has not yet 
been VISITED THEN 
BEGIN 
Mark 'Device' as VISITED 
FOR each input 'node2' to this 'Device' 
BEGIN IF 'node2' has not yet 
Been VISITED THEN 
BEGIN IF 'node2' has not 
yet been VISITED THEN 
BEGIN 
mark 'node2' VISITED 
gen_equations(node2) 
END 
END 
END 
END FOR 
/* Produce the equation describing 
this 'device* occurrence      */ 
formateq('device') 
Save equation in a first-in-first-out 
"table" for later print-out 
END 
END 
END IF 
END- 
END FOR _:  . .  - .,,... 
END gen equations ^ ^ 
Algorithm for Equation Generation by DFS 
FIGURE 5.4 
(page 2 of 2) 
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6.  REQUIREMENTS FOR THE INTERFACE FILE 
Recalling the format of the function cube output 
file produced by the BEP program, one recognizes that 
information about the type of memory elements used in the 
network is not present. Moreover, there is no longer any 
distinction made between primary inputs and present state 
variables with regard to CLB inputs. The same can be said 
for primary outputs and flip-flop excitation variables. 
To overcome this loss of information, supplemental data, 
which is available to STEP1, is saved in a "transition" or 
interface file that can be passed to STEP2. The interface 
file and the file of function cube information together 
provide sufficient data to produce a complete state—table. 
It is the format of this interface file that is the sub- 
ject of this chapter. 
The interface file is composed of two sections of 
information: specifically, information about nodes and 
memory elements. These are shown in Figure 6.1 . Listed 
first are lines dealing solely with node information. 
Each line contains data pertaining to a single node, and 
consists of two fields. The first field contains the name 
of the node. The second field contains a number that 
corresponds uniquely to the type of that node. (STEP1 
assigns this node-type according to  the  node  attributes 
- 45 - 
UJ 
Q 
O1 
O o U o 
o c 
© c O 
NODES: 
1 
v^ / "node—type   (Figure 4.5) 
• node—name 
v-l 1    I I 
§-       MEMORY: 
I a. 
o 
o 
^< 
o o 
« 
© c. 
q> c 
o 
]   IN:lii        .H. OUT: C 
V 
5 --—5        j 
lN \ ^Outputs-list 
x
 Inputs—list 
• V occurrence—name 
generic—name 
S-l I    I I  IN: I! -i I ]  OUT: C 
Format Specification for the 
STEP Interface File 
FIGURE 6.1 
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presented in Figure 3.2). Given this information, one can 
then reconstruct the precise configuration of the network 
as it fits the general synchronous sequential circuit 
model of Figure 1.1 . 
Following this section of node information is a sec- 
tion containing information about each occurrence of a 
memory element in the complete network. Each line con- 
tains information about one memory element occurrence. 
The first field on each line contains the name given to a 
specific occurrence of a memory element. The second field 
contains the name of the generic memory element. Next is 
a "field header, "IN:". Following "IN:" is a field 
specifying the number of inputs to this' device, followed 
by the input node-names delimited by spaces. After the 
last node-name is a new field header, "OUT:". Immediately 
following this is the number of output terminals on this 
device followed by their respective node-names. 
The device and node information supplied in this 
interface file provides sufficient information from which 
a state-table can be constructed. The internal database 
that was implemented to carry out the work performed by 
STEP1 is fully documented next. 
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7.  THE CONNECTIVITY DATABASE 
The connectivity pre-processor (described in Chapter 
4) creates a binary output file containing all necessary 
network connectivity information. For efficient proces- 
sing, this information is translated and stored internally 
as a variety of dynamic and static data structures. All 
network components such as devices and nodes are easily 
accessible through the data structures, which also support 
orderly traversals of the network topology. 
7.1  Dynamically Allocated Data Structures 
One method of storing information efficiently is 
through the use of dynamically allocated list structures, 
which hereafter will be referred to simply as tables. The 
basic table structure used throughout this program is 
shown in Figure 7.1 . Initially, only enough space is 
allocated to contain a pointer to a table (denoted in 
Figure 7.1 as "TABLE address"). (An address or pointer, 
as used here, is one machine word, or 32 bits.) If the 
value of this pointer is 0, then the table itself has not 
yet been created. 
As shown, the basic table structure consists of 
three fields.'* The first field is an integer that indi- 
cates the currently allocated>'size' of  the  table.   The 
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TABLE   Address 
TABLE: 
Field 1 
Field 3 < 
V_ n~ entry 
Dynamically Allocated 
TABLE  Structure 
FIGURE 7.1 
- .49 - 
second field is also an integer indicating the 'number' of 
entries actually used in the current table. (The value of 
'number' will always be less than or equal to the table 
'size.') The value of 'number' specifies (exactly) the 
number of words allocated for the third field. This third 
field consists of one or more words of memory reserved for 
some specific use, typically pointers to other data struc- 
tures. It is this third field which actually forms the 
list, which can expand dynamically to accommodate new 
table entries. The first two fields are overhead for 
maintaining the list. 
Table structures are valuable for three important 
reasons. First, there is no limit imposed by the program 
on the number of entries that can be stored in the table. 
Second, memory use is considerably more efficient than a 
traditional linked list structure for the same purpose. 
And third, when this table structure is created during 
run-time, consecutive words of memory are allocated for 
the table. This is important because, given the pointer 
to the first entry in the list, the nth entry is obtaina- 
ble simply by adding an offset of (n-1) to the address of 
the first entry. This leads to speedy retrieval or 
storage of required information. For these reasons, table 
structures are used frequently in this implementation. 
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Network information in the connectivity database can 
be sub-divided into three disjoint, but related 
categories. These are element information, device infor- 
mation and node information.  Device and node information 
... i 
is provided to STEP1 through the binary file created by 
the connectivity pre-processor. Element information is 
provided by a library file that contains information about 
each generic element primitive that may be used in the 
network. The organization of element information is 
presented next in section 7.2 . The organization of node 
and device information will be presented in section 7.3 . 
7.2  Element Data Structures 
For each primitive logic element that can exist in 
the network, pertinent information is stored in a data 
structure (hereafter referred to as ELEM) as shown in 
Figure 7.2 . The same data structure is used by both 
STEP1 and STEP2 for element information, so those fields 
required by STEP1 are marked with an "X." One such ELEM 
structure is created for each copbinational or sequential 
primitive element that is found in the library file. 
The name of the primitive element appears first in 
the data structure (e.g., "dff" for a D-type flip-flop). 
The second field holds information about the class of the 
element.   Classes  0  and  1  are used for constant-level 
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ELEM: 
x 
x 
X 
X 
X 
X 
Element Name 
rin__   0= Fixed LOW     2= GMB Ulass   1 = F]xed HiGH    3= MEM 
Equation '* CMB-oElement's Logic Equation 
If MEM -oTermlnal Numbers of the 
Excitation Inputs 
Number of Inputs 
Number of Outputs 
If MEM State Characteristic 
Equation for this FF 
Fields 
Used by STEP1 
Data Structure 
for ELEMent Definition 
FIGURE 7.2 
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logic signal sources, supplying logic "0" or logic "1" 
levels, respectively. Class 2 identifies the element as 
being strictly combinational logic, hence without memory. 
Class  3 identifies memory elements   a "dff" falls into 
this class. (Constant level logic signal sources (classes 
0 and 1) are a feature of the language accepted by the 
connectivity processor of Chapter 4r and are accepted here 
to maintain compatibility.) 
The third field of element information is inter- 
preted differently for Class 2 (CMB) and Class 3 (MEM) 
elements. For Class 2 elements, the third field contains 
the logic equation describing the Boolean operation of 
that logic element. The precise format of this equation 
will  be  presented  later  in  this section.  For Class 3 
elements, this field is to be interpreted as the  terminal 
-A 
numbers of only those inputs relevant to the formation of 
data cones (i.e., the excitation inputs). The total num- 
ber of input and output terminals on the element are also 
part of this structure. And lastly, for memory elements, 
the state characteristic equation is stored in coded form. 
This equation is used only by  STEP2  and  will  be  fully 
* From an implementation stand-point, these fixed level 
iogic sources are treated as primitive elements having 
no inputs and one output. 
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explained in section 7.2.1. 
As each line from the element library file is read, 
a new ELEM structure is created and the information from 
the line is stored in that structure. A pointer to this 
structure is then stored in the master element table, 
which is in the form of Figure 7.1 . Thus we get the com- 
plete primitive element organization as pictured in 
Figure 7.3 . The information present in the library file 
and its format will be covered next. 
7.2.1  Library of Combinational and Memory Elements. 
Information about each primitive logic element used 
in the overall sequential network is kept in a single 
library file that is input to STEP1 (and STEP2) prior to 
doing any circuit processing. Each primitive element is 
described on a single line of information. This file can 
be updated easily by simply adding one line with the gen- 
eric name of the element along with the specific data 
fields describing that element. There are, of course, two 
major categories of elements: combinational and memory. 
First, the library file format for a combinational element 
will be described. 
Each line,describing a combinational element can be 
broken down into three fields delimited by one or more 
spaces or tabs.  The first field contains the generic name 
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Address of the Master ELEMent Table 
TABLE: 
size 
number 
PTR1 
PTR2 
PTRn 
( Figure 7.1 ) 
ELEM: 
Element 1 
information 
( Figure 7,2 ) 
ELEM: 
Element 1 
information 
( Figure 7.2 ) 
ELEM: 
Element 1 
information 
( Figure 7.2 ) 
Internal 
Organization of 
Element Information 
FIGURE 7.3 
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given to the element ( e.g., NAND2, a 2-input NAND gate ). 
The second field on the same line contains an integer 
representing the class of the element. This is a .2 for 
combinational elements. ( Fixed level logic "0" and "1" 
sources, identified as classes 0 and lf respectively, do 
not have a third field of information.) The third field in 
the combinational element description contains a 
behavioral equation description of the logic element 
enclosed in double quotation marks ("). The format of 
this equation is designed to meet the input syntax 
requirements of the poolean Equation Processor described 
in Chapter 5 . Within these, equations, inputs are identi- 
fied by an input terminal number immediately followed by 
the letter "i". For example, "2i* refers to the second 
input to this element. During equation processing, the 
name of the node connected to this input will be entered 
into the equation in place of this notation. Output ter- 
minals are referred to similarly, with an "o" for output 
being used instead of an "i". The first output terminal 
on the device would be referred to as "lo" within an equa- 
tion. Logic operations are indicated with "*" for logic 
AND, "+" for logic OR and "!"  for  unary  logic  NOT,  or 
~s 
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inversion. 
An AND-OR-INVERT combinational  logic  element as 
shown here: 
11 
has this definition line in the library file: 
AOI22 2 "lo = !(( li * 2i ) + ( 3i * 4i ))" 
All other combinational primitive elements are 
specified in a similar manner. A partial list of other 
combinational library entries is shown in Figure 7.4 . 
A single line of information in the library file 
also describes primitive memory elements. This informa- 
tion is divided into six or more fields, each delimited by 
one or more spaces or tabs. 
As an example of a memory element description con- 
sider the following JK-type flip-flop pictured as: 
XI — j a— io 
21 — f —2o 
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iriv 2 "lo = Hi" 
and 2 2 "lo = li * 2i" 
or2 2 "lo = li + 2i" 
nand2 2 "lo = ! ( li * 2i )" 
nor2 2 "lo = I ( li + 21 )" 
xor2 2 "lo = li % 21" 
xnor2 2 "lo = ! (li % 2i)" 
aoi21 2 "lo = 1 ( ( li * 2i ) + 3i )" 
oai21 2 "lo = 1 ( ( li + 2i ) * 3i )" 
low 0 
high 1 ^ 
Partial List of the Combinational 
Element Library . 
FIGURE 7.4 
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This element has the  following  definition  line  in  the 
library file: 
jkff 3 3 2 "1 2" 00Q01F10T11I 
The first field, again, identifies the generic name 
given to theelement. The second field, as described 
before, is a "3" to declare this as a memory element. The 
third and fourth fields specify the total number of input 
and output terminals, respectively, on this element. The 
next field, enclosed in quotation marks ("), specifies the 
terminal numbers of those inputs that carry the excitation 
signals that determine the next-state for this element. 
For a JK-type flip-flop, this field contains the terminal 
numbers corresponding to the J and the K inputs, only. 
During "data-cone" development, described earlier in Sec- 
tion 2.2., it is only these inputs that are relevant. 
The last field within the memory element description 
is a coded specification of the state-characteristic equa- 
tion for this flip-flop. This field is coded as a single 
character string that is in turn composed of several sub- 
strings. A single input flip-flop (e.g., D-type ) will 
have two sub-strings describing its state-characteristic 
equation, whereas a two-input flip-flop (e.g.,, JK-type ) 
will have four sub-strings.  Within each sub-string, there 
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are two parts   an input part and an output part.   If 
the Boolean excitation signals to that flip-flop match the 
values specified, then the next state of the flip-flop 
will correspond to the code found in the output part of 
the sub-string. For example, the coded string for a D- 
type flip-flop is "0F1T". This says that if the D input, 
excitation is a logic-0 then at the next clock pulse, the 
Q output will become False or logic-0. Likewise, if the D 
input excitation is a logic-1, the Q output would become 
True or logic-1, at the next clock pulse. 
The output part of each sub-string is coded to 
represent what the next state of the flip-flop will be 
based on the present inputs and the present state. A list 
of recognized output codes and their meaning follows: 
Symbol    Meaning 
T Logic-1 
F Logic-0 
Q      No Change 
I _■ Inyert (complement) 
—?      Indeterminate 
*      Error 
A list of currently defined memory elements is shown 
in'Figure 7.5 . 
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dff 3 2 2 "1" 0F1T 
rsff 3 3 2 "1 2" 00Q01T11710F 
srff 3 3 2 "1 2" 00Q01F11710T 
jkff 3 3 2 "1 2" 00Q01F11I10T 
tff 3 2 2 "1" 0Q1I 
glff 3 3 2 "1 2" 00Q01Q11T10F 
Current List of the Memory 
Element Library 
FIGURE 7.5 
^v 
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7.3 Connectivity Data Structures 
Based upon the table structures described earlier, a 
connectivity database was designed to make all information 
regarding the network topology readily accessible. 
Logic network connectivity can be thought of as a 
collection of one or more devices (e.g., gates, flip- 
flops) interconnected by one or more rtodes. Conversely, 
any network can be viewed as one or more nodes intercon- 
necting one or more devices. A symmetrical relationship 
exists which leads to the database having the same 
"cross-linked" relationship. This fundamental symmetry is 
evident in the overall connectivity database structure 
shown in Figure 7.6. 
For each occurrence of a device in the network, a 
structure is created to hold all information that is 
specific to that occurrence. Similarly, for each node 
encountered in the network, a structure is created to hold 
all information pertinent to that node. A painter-rto each 
device structure is stored in a master device table and a 
pointer to each node structure is stored in a master node 
table. The connectivity information is supplied by the 
cross-linking of the device and the node data structures. 
This cross-linking is shown in Figure 7.6 as dashed lines. 
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The data structure used for device information is 
shown in Figure 7.7. The first item uniquely identifies 
by name the specific occurrence of the device in the 
network. Next is a pointer to the ELEM structure which 
defines the generic attributes of this device. The third 
entry is used to "mark" the device during a depth-first 
search (DPS) of the network topology. (The usefulness of 
this mark field was explained in Chapter 4.) Finally, two 
tables of node pointers identify the input and output 
nodes for this particular device. These tables are 
ordered by their terminal numbers.  That is, in the  first 
table the "inputs" table-—the second entry in the table 
corresponds to the second input terminal  on  the  device. 
The "outputs" table is ordered similarly. 
The information structure used for each network node 
is shown in Figure 7.8. The unique node name is the first 
entry in the structure, followed by an integer, coded to 
identify the type of the node. This node-type is related 
to the analysis of the CLB and will be discussed in detail 
in section 4.2 . The next two entries in the node struc- 
ture form a tally of the fan-in and the fan-out for this 
node. Uext, two tables provide the connectivity cross- 
linkage to the device structures. The first table has 
pointers. to devices which provide source (fan-in) signals 
to this node.  And the second table consists  of  pointers 
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DEVICE: 
DEVICE Name 
Pointer to the ELEMent Description 
DFS Marker 
TABLE of Input NODE Descriptors 
TABLE of Output NODE Descriptors 
Data Structure for 
DEVICE Information 
FIGURE 7.7 
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NODE: 
NODE name 
NODE Class __ 
Fan-in   Number of DEVICE 
Outputs on this NODE 
Fan-OUt Number of DEVICE 
Inputs on this NODE 
DFS marker 
Input DEVICE Table 
Devices for which this NODE 
Is on Input ) _____ 
Output DEVICE Table 
( Devices for which this NODE 
Is on an Output. ) 
Data Structure for 
NODE Information 
FIGURE 7.8 
- 66 - 
to device structures to which this node provides signal 
drive (fan-out). Both tables are unordered, unlike the 
corresponding tables in the device structures. 
V 
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8.  STATE TABLE GENERATION 
The processing performed by STEP2 (Block IV in 
Figure 1.2) to generate the final form of the state table 
is presented in this chapter. Necessary information is 
gathered from three sources. First, information regarding 
nodes and their relation to the general circuit model of 
Figure 1.1 is extracted from the interface file that is 
generated by STEP1. This interface file also supplies 
information about the memory element occurrences in the 
network. The second source provides behavioral details of 
the combinational logic block of the network model. This 
behavioral file is generated by the Boolean Equation Pro- 
cessor described earlier in Chapter 5. And finally, 
information about the memory elements (particularly state 
characteristic equation information) is supplied by the 
same library file used by STEP1. This file was described 
in Section 7.2.1 . Given these three sources of informa- 
tion, the functional behavior of the original network, 
expressed as a state-table, can be deduced. 
8.1  Database for State Table Derivation 
The data structures described in this section were 
designed to organize the information gathered from the 
input data files for the purpose of achieving the effi- 
cient production of a state table for the given network. 
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Information from the element library file is first 
retrieved and stored in the ELEM data structures, as was 
done for STEP1. (Section 7.2) Those items that are used by 
STEP2 for processing are marked in Figure 8.1 with an "X." 
The overall database organization is structured as shown 
in Figure 8.2 . The major components of this database are 
variable (VAR) structures and memory element (MEMORY) 
structures. VAR structures hold necessary information 
about the input and output variables (nodes) of the com- 
binational logic "block. A "cross-linked" relationship 
exists between these data structures similar to that which 
exists between nodes and devices, presented earlier in 
Figure 7.6 . 
The MEMORY structures are organized by a master 
MEMORY element TABLE structure. Similarly, for variables, 
a master VAR TABLE structure exists. This table includes 
all of the VAR structures in the block diagram of Figure 
8.2 . To aid in the process of formatting the final state 
table, two additional TABLES are present. The first TABLE 
organizes the network Present Input (PI) yariables,^~jand 
the second TABLE organizes network Present Output (PO) 
variables. These two tables are used to generate the PI 
and PO columns of the final state table. 
The cross-linkage is effected' by TABLES within  the 
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ELEM: 
Element Name X 
X 
X 
X 
TvnP      0=s Fixed LOW      2= CMB 1 yPe       1= Fixed HIGH      3= MEM 
»* Equation    tf CMB-OEIement's Logic Equation 
If MEM-oTermfnd numbers of the 
Excitation Inputs 
Number of inputs 
Number of Outputs 
If MEM   —«> State Characteristic 
Equation for this FF 
Fields 
Used by STEP2 
) 
^ ' 
Data Structure 
for ELEMent Definition 
FIGURE 8.1 
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Address of the Network 
Present input TABLE 
TABLE: 
Address of the TABLE 
of ol Variables 
Address of the Network 
Present Outputs TABLE 
TAB: 
TAB: 
MBMOBYt 
MBMOBT: 
Overall STEP2 Database 
FIGURE 8.2 
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VAR and MEMORY data structures. The VAR and MEMORY data 
structures are defined as shown in Figures 8.3 and 8.4, 
respectively. If given a VAR structure, then its usage as 
an input or an output variable (or both) is indicated by 
the appropriate TABLE entries. Similarly, if given a 
MEMORY data structure, its respective TABLE structures 
identify  the  input  and output variables associated with 
this flip-flop. 
/ ■ ■ ... 
Function cube information is organized as  a  linear 
* 
list  of  bytes  as  shown  in Figure 8.5a.  Routines were 
written to access this linear  array as  though  it was 
organized conceptually as a matrix, shown in Figure 8.5b. 
Recall the format of the file of function cube 
information. (Figure 5.3) The output part of each function 
cube can be stored in the matrix, as is, with each value 
(either 0 or 1) occupying one byte in the matrix. The 
input part of a function cube may contain an "x" represen- 
ting both '0* and '1* in the cube. Hence, before being 
stored in the matrix, the x*s must be expanded. If there 
are n x's present in the input part of the function cube, 
then  2   rows  will  be  formed and added to the matrix. 
* This storage method, although not very memory efficient, 
is efficient from a processing stand-point. 
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VAR: 
Variable Name 
Type of variable 
(See Figure 3.2) 
Input ordering 
(Matrix column Index) 
Output ordering 
(Matrix column Index) 
TABLE of MEMORY Elements 
for which this VARiable 
is an Input  
TABLE of MEMORY Elements 
for which this VARiable 
is an Output 
Data Structure for 
VARiable Information 
FIGURE 8.3 
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MEMORY: 
Name of Memory Element 
occurrence 
Pointer to Generic Element 
information 
(ELEM descriptor) 
Ordered TABLE of 
Input VARiables 
Ordered TABLE of 
Output VARiables 
Data Structure for MEMORY 
Element Occurrence Information 
FIGURE 8.4 
T 
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Starting Address 
of the Matrix 
0 1_ //     n  
i i ••* i ii i"^TT\r~rri ■- 1  
01    •••   m 01   ••• m ;/     01   •••   m 
■Row 
-»—Column 
a.)    Actual Organization 
Starting Address 
of the Matrix 
• ■• 
tt 
T\ 0 \ 
R 
o 
w 
n 
Column 
b.)    Conceptual Organization 
m 
Data Structure for 
Function Cube Information 
FIGURE 8.5 
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Thus the complete matrix will be composed solely of  '0's 
and ,l,s.  . 
From the information contained in the database just 
presented, a complete state table can be generated. The 
output format chosen for this state table is found in 
Figure 8.6 . The order of presentation of the present 
inputs, present state, (next state,) and present outputs 
is determined by the order of- presentation in the INPUTS, 
MEMORY, and OUTPUTS lists, respectively. Each of these 
lists is lexicographically sorted by name into ascending 
order prior to printing. The algorithm for developing the 
resulting state table is discussed next. 
8.2  Algorithm for State Table Generation 
With the state table database structured as just 
described, the information contained therein can be pro- 
cessed into the final form of the network state table. 
The INPUTS, MEMORY, and OUTPUTS lists (of Figure 
8.6) can be formatted directly from the Primary Inputs 
TABLE, MEMORY TABLE, and Primary Outputs TABLE, respec- 
tively. The algorithm of Figure 8.7 is used to generate 
the state table. Each line of the state table is genera- 
ted one at a time. 
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INPUTS:     (input-list) of Present Inputs (PI) 
MEMORY:   (element—list) of memory occurrences 
OUTPUTS: (output-list) of Present Outputs (PO) 
STATE TABLE: 
Hi ... i   Sppp ... p   Snnn ... n   ooo ... o 
iTi ... i   Sppp ... p   Snnn ... n   ooo ... o 
where:     J_ represents an input value 
i e .{0.1} 
£ represents a present state value 
P  € {0,1} 
jn  represents a next—state value 
n  c {0,1} 
£ represents a present output value 
o  € {0,1} 
Format of the State Table Output File 
FIGURE 8.6 
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/* State Table Generation Algorithm */ 
procedure prST() 
DECLARE •matrix' 
/* 
DECLARE 
as 
this matrix 
'row' as an 
a character array 
holds the function cube values 
integer   /* row index 
DECLARE 'input-ordering','output-ordering' 
"^   /* column indices into the matrix 
DECLARE 'row* as an integer   /* row index 
DECLARE 'ff as a pointer to a DEVICE structure 
into matrix 
as integers 
*/ 
into matrix 
'/ 
•/ 
DECLARE 
 7* 
'value','psvalue','nsvalue' as an integer 
it's value will be either 0 or 1 V 
BEGIN 
FOR each 
     row' of function 
BEGIN 
Start a new line 
FOR each Present 
cubes in the 'matrix' 
of output 
Input (PI) VARiable 
Get it's value from the 'matrix' 
corresponding to the current 'row' 
being processed, and the VAR 'input- 
ordering' and put this 'value' into 
the output line buffer. 
END FOR 
into the output line buffer 
identifies start of the Present State Variables */ 
MEMORY element, in the 
Table 
Put irS" 
/* This 
FOR each 
Master MEMORY 
/* Determine the Present State of this FF */ 
/*  If only complementary FF output is used */ 
/*   then prepare to complement true output */ 
Set 'invert-flag' <—NO 
IF this FF has two outputs THEN 
BEGIN IF FF output number 1 is UNUSED 
matrix 
THEN Set 'invert-flag' <- -YES 
Get this FF output 'value' from the 
IF 'invert-flag' is YES THEN 
BEGIN 
IF VAR 'value' is 0 THEN 
'value' ^—1 
ELSE IF VAR 'value' is 1 THEN 
'value' <—0 
END 
END IF - 
Put this •value' into the output lii 
continued on next page ) 
Algorithm for State Table Generation 
FIGURE 8.7 
buffer 
(page 1 of 2) 
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END 
END IF 
END FOR 
Put " S* into the output line buffer 
/* This identifies start of Next-State Variable columns */ 
FOR each MEMORY element in the Master MEMORY TABLE 
/* Determine the Next State of the Element */ 
BEGIN 
Form a string of excitation input values 
for the current 'ff* 
Set 'invert-flag' «—NO 
IF 'ff output number 1 is UNUSED THEN 
BEGIN - 
Use the 'value' of 'ff output number 2 
Set 'invert-flag' <—YES 
END 
END IF 
Get tKe present 'ff' output 'psvalue' 
from the matrix 
Using the state characteristic equation for this 
'ff', determine it's next-state 'nsvalue' 
IF 'invert-flag' is YES THEN 
IF 'nsvalue' is 0 THEN 
•nsvalue' <—1 
ELSE IF 'nsvalue' is 1 THEN 
'nsvalue' <—0 
END IF 
Put this 'nsvalue' into the output Tine buffer 
END 
END FOR 
Put a blank into the output line buffer 
/* This separates the Next State columns */ 
/*   from the Present Outputs columns   */ 
FOR each Present Output variable 
BEGIN 
Get the 'value' from the matrix for 
the Present Output VARiable and put 
it into the output line buffer 
END 
END FOR 
END 
END FOR 
END 
END prST 
Algorithm for Statue Table Generation 
FIGURE 8.7 
(page 2 of 2) 
- 79 - 
9.  PROGRAM FEATURES AND LIMITATIONS 
In this chapter, a number of  features and  limita- 
tions  of  STEP1  and  STEP2 are presented.  Both programs 
were designed and implemented with  a  common  philosophy. 
As a result, STEP1 and STEP2 share the following features: 
1.) Unlimited: 
Name length (e.g., node-names, device-names) 
Size of data structures 
Number of data structures (e.g., NODE, VAR ) 
Circuit size 
Number of nodes 
Number of element occurrences 
Number of Library Elements 
Element Fah-in/Fan-out 
Number of Element Inputs/Outputs 
2.) New logic elements can be added to the library 
file as required without changing or recompiling 
program source code. 
3.) STEP1 and STEP2 both share the same library file, 
so only one (library) file must be maintained. 
* There are memory limits set by the operating system, 
however, no programmatic constraints are imposed. 
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The following  program  limitations  apply  to  both 
STEP1 and STEP2: 
1.) The following special cases are currently not 
recognized by either program: 
a.) Tri-state logic elements 
b.) Wired-logic configurations 
c.) MOS Transmission gates 
2.) Circuits having multiple clock-inputs are not 
handled properly. 
3.) There may not be more than twelve ' x's per input 
part of a function cube. (When these twelve 'x*s 
are expanded, 4096 function cubes are generated.) 
Removal of this restriction requires a small 
change and a re-compilation of the source code. 
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10.  RESOURCE REQUIREMENTS 
The time and memory requirements for STEP1 and STEP2 
are discussed in this chapter. Six counter circuits were 
chosen as vehicles for the purpose of gaining some insight 
into the performance characteristics of each program. The 
circuits chosen are all n-bit binary counters, implemented 
with D-type flip-flops. These circuits were chosen, not 
for their complexity, but rather because of their similar- 
ity, so that a meaningful comparison could be made. The 
results of the tests are summarized in Table 10.1 . 
Both STEP! and STEP2 have a fixed overhead for pro- 
cessing the element library information. This overhead is 
included in the cumulative time and memory figures shown 
in the table. For STEP1, this overhead amounts to 0.63 
CPU-second and 3163 bytes, respectively. For STEP2, the 
overhead amounts to 0.12 CPU-second and 160 bytes, respec- 
tively. Though both programs share the same library file, 
STEP2 saves only the memory element information from the 
library with a corresponding savings in memory usage. 
The executable image size for STEPl is 72,192 bytes, 
and for STEP2 is 53,760. Because of the additional memory 
required to support recursion and dynamic variable alloca- 
tion,  total  memory required is somewhat more than either 
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of these two figures. 
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STEP1 STEP2 
Binary Counter CPU 
Time 
Memory CPU 
Time 
Memory 
■ ■ \ f of Bits #of 
States (£t*8 <m (seconds) (bytes) (seconds) (bytes) 
4 1 2 1.05 3542 0.35 392 
8 3 3 1.30 3848 0.42 584 
16 5 4 1.52 4155 0.55 928 
64 10 6 2.02 4847 1.17 3120 
256 14 8 2.51 5467 4.30 13664 
1024 19 10 3.05 6151 16.97 64528 
Run-Time Statistics 
TABLE 10.1 
-   84 
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11.  CONCLUSION 
An automated process has been developed that sys- 
tematically extracts a state-table from a high-level logic 
description of a synchronous sequential network. The 
basic model of the synchronous sequential circuit was 
found to be particularly appropriate as a basis for this 
implementation. Also, the depth-first search algorithm 
was determined to be easily adaptable to customized 
analyses of network topology. 
The two programs developed, STEP1 and STEP2, were 
both designed to be virtually independent of circuit 
attributes. Dynamic data structures made this possible. 
In particular, the connectivity database designed for 
STEP1 is general, yet structured to be efficient and 
dynamically expandable. Other circuit analysis programs 
could be developed that use this set of connectivity data 
structures with little or no modifications. 
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APPENDIX A 
Several notational conventions are employed in this 
document and are presented now. These are of help in 
understanding many of the figures and algorithms. 
1. A series of names, separated by commas (e.g., 
A,B,C), frequently appears in a list. To denote a 
list of input names, for example, the following 
notation will be used: 
(input-list) 
2. The terms "descriptor" and "data structure" will be 
used interchangeably. 
3. Within algorithm descriptions, comments will appear 
surrounded by "/*" and ■*/" such as: 
/* This is a comment */ 
4. Also within algorithm descriptions, references to a 
particular data structure will be handled by enclo- 
sing a name within single quotation marks ('). As 
an example, 'nodel' refers to a particular NODE 
descriptor that describes a node in the circuit. 
5. Data structures shown in figures are given names 
that appear directly above the rectangular region 
enclosing the structure. For example, in Figure 
7.1, a TABLE data structure is defined. These names 
are used in the text, and are always in all capital 
letters. 
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APPENDIX B 
This appendix contains the working files used 
through-out the derivation process for a four-bit 
binary counter. These files are referenced in the 
the overall process block-diagram found in Figure 
1.2 . 
The files listed on succeeding pages are pre- 
sented in the following order: 
* LSL Connectivity Description 
* Boolean Equations File describing 
the combinational logic block components 
* STEP1/STEP2 Interface File 
* Function Cube file describing the 
functional behavior of the combinational 
logic, and 
* The resulting State-Table output file 
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This 
Desc 
Bina 
The 
** 
* 
* 
* 
* 
* 
**. 
SUBNETWK: 
CKTNAME: 
INPUTS: 
OUTPUTS: 
XOR: 
DFF: 
**. 
NETWORK: 
CKTNAME: 
INPUTS: 
OUTPUTS: 
DFF: 
SUBNET1: 
NR2: 
NR3: 
is the hierarchical LSL 
ription of a 4-bit 
ry Counter 
count operation is: 
n = n + 1 
SUBNET1 ; 
DN,SP,CK; 
Q,QN; 
D,(DN,SP),(D,Z1); 
Qf(D,CK),(Q,QN); 
FQURBC; 
CK* 
Q3',Q2,*Q1,Q0; 
Q0,  (QN0,CK), (Q0,QN0); 
Ql, (Ql,Q0fCK), (Q1,QN1); 
Q2, (Q2,C01,CK), (Q2,QN2); 
Q3, (Q3,C02,CK), (Q3,QN3); 
C01, (QN0,QN1), (COl); 
C02, (QN0,QN1,QN2), (C02); 
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The file listed below is the file of Boolean 
Equations that is generated by STEP1. This 
file is the input file to the Boolean Equation 
Processor. 
/*    2-MAY-84 19:26:09   */ 
.i   i_q3 i_q0 i_ql i_q2 
i_qn0 = li q0 
qnl = !i_qT 
qn2 = li_q2 
ql.d.on = i_ql % i_q0 
col = !( i_qn0 + qnl ) 
q2.d.on = i_q2 % col 
co2 = !( i qn0 + qnl + qn2 ) 
q3.d.on = T_q3 % co2 
q3.on = i_<33 
q0.on = i_q0 
o_qn0.on = i_qn0 
ql.on = i_ql 
q2.on .sp i q2 
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The following is a listing of the interface file 
generated by STEP1 for the 4-bit binary counter. The 
node classes are binary bit-coded. The code inter- 
pretation (in parentheses) following the node class 
is shown for convenience. The node classes were de- 
fined in Figure 3.2 . 
NODES; 
qn0 
qnl 
qn2 
ck 
q0 
q3 
q2 
qi 
q3.d 
qn3 
q2.d 
ql.d 
MEMORY! 
q0 dff 
q3 dff 
q2 "dff 
ql dff 
14 
4 
4 
1 
6 
6 
6 
6 
10 
200 
10 
10 
EXV, PSV ) 
PSV ) 
PSV ) 
PI > 
PO, PSV ) 
PO, PSV ) 
POr PSV ) 
P0r PSV ) 
EXV ) 
unused ) 
EXV ) 
EXV ) 
IN: 2 qn0 ck OUT: 2 q0 qn0 
IN: 2 q3.d ck OUT: 2 q3 qn3 
IN: 2 q2.d Ck OUT: 2 q2 qn2 
IN: 2 ql.d ck OUT: 2 ql qnl 
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S 
The following is a listing of. the function-cube file 
produced by the Boolean Equation Processor. 
CKTNAME: FOURBC ; 
INPUTS: i_q3,i_q0,i_ql,i_q2 ; 
OUTPUTS: ql.dfq2.d,q3.d,q3fq0,o_qn0,ql,q2 ; 
CUBES: 
1011 11110111 
1001 01110101 
1010 10110110 
1000 00110100 
0011 11000111 
0001 01000101 
0010 10000110 
0000 00000100 
1111 00011011 
1101 11111001 
1110 01111010 
1100 10111000 
0111 00101011 
0101 11001001 
0110 01001010 
0100 10001000 
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The file listed below is the state-table produced 
by STEP2. The only input to the counter.is the clock 
signal, so no inputs are listed. The first two col- 
umns under "State-Table:" are the Present-State and 
and the Next-State columns, respectively, ordered 
according to the flip-flop names on the "FF:" line. 
The last group of columns represents the present 
outputs of the network. 
IN: 
FF:  q0 ql q2 q3 
OUT: q0 ql q2 q3 
State Table: 
S0111 Sllll 0111 
S0011 S1011 0011 
S0101 S1101 0101 
S0001 S1001 0001 
S0110 S1110 0110 
S0010 S1010 0010 
S0100 S1100 0100 
S0000 S1000 0000 
Sllll S0000 1111 
S1011 S0111 1011 
S1101 S0011 1101 
S1001 S01011001 
S1110 S0001 1110 
S1010 S0110 1010 
S1100 S0010 1100 
S1000 S0100 1000 
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